INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS052B – Revised June 2003

CMOS Analog Multiplexers/Demultiplexers

High-Voltage Types (20-Volt Rating)

CD4067B - Single 16-Channel Multiplexer/Demultiplexer CD4097B - Differential 8-Channel Multiplexer/Demultiplexer

CD4067B and CD4097B CMOS

analog multiplexers/demultiplexers* are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A,B,C,D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

The CD4097B is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an inhibit input. The inputs permit selection of one of eight pairs of switches.

A logic "1" present at the inhibit input turns all channels off.

The CD4067B and CD4097B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

"When these devices are used as demultiplexers, the channel in/out terminals are the outputs and the common out/in terminals are the inputs.

Recommended Operating Conditions at $T_A = 25^{\circ}C$ (Unless Otherwise Specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges. Values shown apply to all types except as noted.

| Characteristic | Min. | Max. | Units |
|--|------|------|-------|
| Supply-Voltage Range (T _A =Full Package- Temp. Range) | 3 | 18 | v |
| Multiplexer Switch Input Current Capability | - | 25 | mA |
| Output Load Resistance | 100 | | ·Ω |

NOTE:


In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from R_{ON} values shown in ELECTRICAL CHARAC-TERISTICS CHART). No V_{DD} current will flow through R_L if the switch current flows into terminal 1 on the CD4067; terminals 1 and 17 on the CD4097.

Features:

- Low ON resistance: 125 Ω (typ.) over 15
 V_{B-p} signal-input range for VDD-VSS=15 V
- High OFF resistance: channel leakage of ±10 pA (typ.) @ VDD-VSS=10 V
- Matched switch characteristics: RON=5 Ω (typ.) for VDD-VSS=15 V
- Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2 µW (typ.) @ VDD-VSS=10 V
- Binary address decoding on chip
- 5-V, 10-V, and 15-V parametric ratings
- 100% tested for quiescent current at 20 V
- Standardized symmetrical output
- characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:


- Analog and digital multiplexing and demultiplexing
 - A/D and D/A conversion
- Signal gating







CD4067 TRUTH TABLE

| A | в | с | D | Inh | Selected Channel |
|----|---|-----|---|-----|---------------------|
| х | x | x | х | 1 | None |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | .0. | 1 |
| 0 | 1 | o i | 0 | 0 | 2 |
| 1 | 1 | 0 | 0 | 0 | 3 |
| -0 | 0 | 1 | 0 | 0 | 4 - |
| 1 | 0 | 1 | 0 | 0 | 5 |
| 0 | 1 | 1 | 0 | 0 | 6 |
| 1 | 1 | 1 | 0 | 0 | 7 |
| 0 | 0 | 0 | 1 | 0 | 8 |
| 1 | 0 | 0 | 1 | 0 | 9 |
| 0 | 1 | 0 | 1 | 0 | 10 |
| 1 | 1 | 0 | 1 | 0 | 11 |
| 0 | 0 | 1 | 1 | 0 | 12 |
| 1 | 0 | 1 | 1 | 0 | 13 |
| 0 | 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 0 | 15 |



CD4067B, CD4097B Types








| | CD4097 TRUTH TABLE | | | | | | | | | |
|---|--------------------|---|-----|---------------------|--|--|--|--|--|--|
| A | в | с | Inh | Selected Channel | | | | | | |
| х | X | X | 1 | None | | | | | | |
| 0 | 0 | 0 | 0 | 0X, 0Y | | | | | | |
| 1 | 0 | 0 | 0 | 1X, 1Y | | | | | | |
| 0 | 1 | 0 | 0 | 2X, 2Y | | | | | | |
| 1 | 1 | 0 | 0 | 3X, 3Y | | | | | | |
| 0 | 0 | 1 | 0 | 4X, 4Y | | | | | | |
| 1 | 0 | 1 | 0 | 5X, 5Y | | | | | | |
| 0 | 1 | 1 | 0 | 6X, 6Y | | | | | | |
| 1 | 1 | 1 | 0 | 7X, 7Y | | | | | | |


Copyright © 2003, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS

| CHARAC TERISTIC | | CONDITIONS | | LIMI | TS AT I | NDICAT | ED TEI | MPER/ | ATURES | \$ (°Ċ) | Uniti |
|--|---------------------|---------------------------------------|-------------------|----------|---------|--------|----------|----------------|-----------------|------------|-------------------------|
| | Vis | ∨ _{SS} | V _{DD} | -55 | -40 | +85 | +125 | | +25 | | |
| SIGNAL IN | (V) | (V) V _{is}) AND OUTI | (V) | | | | L | Min. | Тур. | Max. | |
| | 013 (| | | | - | 1.70 | | r | | | |
| Quiescent | | | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | |
| Device Cur- rent, IDD | | | 10 | 10 | 10 | 300 | .300 | - | 0.04 | 10 | μA |
| Max. | | | 15 | 20 | 20 | 600 | 600 | - ' | 0.04 | 20 | |
| ON state Re | | | 20 | 100 | 100 | 3000 | 3000 | | 0.08 | 100 | · · |
| ON-state Re sistance | | 2007 - Aris S | | | | | [| | | | |
| Vcc≤ | | 0 | 5 | 800 | 850 | 1200 | 1300 | | 470 | 1050 | |
| Vis≪VDD | | 0 | 10 | 310 | 330 | 520 | 550 | | 180 | 400 | $\gamma \tilde{\Omega}$ |
| V _{is} ≪V _{DD} r _{on} Max. | | - Ŭ | 15 | 200 | 210 | 300 | 320 | | 125 | 240 | 1.11 |
| Change in | | <u> </u> | | 200 | 210 | 1.300 | - 229 | | 12.0 | 240 | <u>⊢. </u> * |
| on-state | | | | | | | | | 1.1 | 14 | Ι. |
| Resistance | | | | | | | , , | | | |] |
| (Between | | | | | | | | | | | |
| Any Two | | 0 | 5 | | | | | | 15 | - | |
| Channels) | | 0 | 10 | | _ | - | | — .; | . 10 | | Ω |
| ∆r _{on} | × . | 0 | 15 | | | - | | | 5 | · · - · | |
| OFF Chan- | | | | | | | | | | | |
| nel Leak- | | | | | | | | | | | |
| age Cur- | | | | | | | | | | 1 | |
| rent: Any Channel | | | | | | | | | | 1 × . | |
| OFF Max. | | | | | | | | | | <u>, .</u> | |
| or | | 0 | 18 | ±1 | 00* | ±100 | 0* | - | ±0.1 | ±100* | nA |
| All Chan- | | | | | | | | ł | | | |
| nels OFF | | | | | | | | | | | |
| (Common | | | | | | | | | | | |
| OUT/IN) | | | | | | | | [| | | |
| <u>Max.</u> Capacitance: | | | | | | | _· | | | | |
| Input, Cis | | | | _ | - | _ | _ | _ | 5 | _ | |
| Output, | | | | | | | | | <u> </u> | | |
| Cos | | | | | | | | | | | |
| CD4067 | | | | | | | | | 55 | | |
| CD4007 CD4097 | | -5 | 5 | _ | | _ | | | 55 | | рF |
| Feed- | | | | | | _ | ~ | | 35 | | |
| through, | | | | | | | | | 0.2 | | |
| C _{ios} | | н. Н | | _ | _ | | | - . · · | 0.2 | | |
| | | | | | | | | | | | |
| Propaga- tion Delay | | $R_L = 200 \text{ K}\Omega$ | 5 | _ | _ | _ | | _ | 30 | 60 | |
| Time (Sig- | VDD | ւ Cլ=50 pF | 10 | _ | ~ | | _ | _ | 15 | 30 | ns |
| nal Input | | t _r ,t _f =20 ns | 15 | | | | | | 10 | 20 | |
| to Output | | | - | | | | | | 10 | 20 | |
| CONTROL | (ADDI | RESS or INHIB | T) V _C | | | | 1.5 1 | . | 14 | L | <u> </u> |
| Input Low | | R _L =1 KΩ | 5 | | 1.5 | | ÷ | - 1 | . . | 1.5 | |
| Voltage, | ł | to V _{SS} | 10 | 1 | 3 | • | | | <u>t _ </u> | 3 | 1 |
| VIL Max. | =VDD | I _{‡S} <2 μΑ | 15 | | 4 | · | | <u> </u> | <u> </u> | 4 | |
| | thru | on all OFF | | ļ | | | | - | <u> </u> | 4 | V |
| Input High | $1 \text{ K}\Omega$ | Channels | 5 | | 3.5 | | | 3.5 | | - | |
| Voltage, V _{IH} Min. | | | 10 | | 7 | , | | 7 | - | - | |
| AIH MUM | L i | 1 | 15 | | 11 | ÷ | | 11 | - | - | 1 |







voltage (all types).




Fig. 5—Typical ON resistance vs. input signal voltage (all types).




Fig. 6—Typical ON resistance vs. input signa voltage (all types).


ş

j t

ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARAC- TERISTIC | | CONDITION | IS | LI | MITS | AT INI | | | IPERATU | RES | Units |
|--|-------------------|---|------|-----|------|-----------------|-------------------|------|---------|------|-------|
| | Vis | V _{is} V _{SS} | | -55 | -40 | +85 | +125 | | +25 | | |
| | (V) | (V) | (V) | | | | | Min. | Тур. | Max. | |
| Input Current, I _{IN} Max. | V _{IN} = | ±0.1 | ±0.1 | ±1 | ±1 | | ±10 ⁻⁵ | ±0.1 | μΑ | | |
| Propagation Delay Time: Address or | | KΩ,CL ⁼ t _r ,t _f =20 ns | | | | | | | | | |
| Inhibit-to- | | 0 | 5 | - | | | | _ | 325 | 650 | |
| Signal OUT (Channel | | 0 | 10 | | - | - | - | _ | 135 | 270 | ns |
| turning ON) | | 0 | 15 | - | _ | _ | | | 95 | 190 | |
| Address or Inhibit-to- | | 0 Ω,C _L = t _r ,t _f =20 ns | | | | į | | | | | |
| Signal OUT | | 0 | 5 | 1 - | _ | _→ [`] | - 1 | | 220 | 440 | |
| (Channel turning | | 0 | 10 | - | - | | | _ | 90 | 180 | ns |
| OFF) | | 0 | 15 | - | | | - | — | 65 | 130 | |
| Input Capaci- tance, C _{IN} | Any Ao Inhibit | | | | _ | | 5 | 7.5 | рF | | |

TEST CIRCUITS






Fig. 7-OFF channel leakage current-any channel OFF.

COMMERCIAL CMOS HIGH VOLTAGE ICS

3

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (V _{DD}) Voltages referenced to V _{SS} Terminal} |
|---|
| INPUT VOLTAGE RANGE, ALL INPUTS |
| DC INPUT CURRENT, ANY ONE INPUT |
| POWER DISSIPATION PER PACKAGE (PD): |
| For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ |
| For T _A = +100 ^o C to +125 ^o CDerate Linearity at 12mW/ ^o C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR |
| FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) |
| OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C |
| STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C |
| LEAD TEMPERATURE (DURING SOLDËRING): |
| At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max |




Fig. 8—Input voltage-measure <2 μA on all OFF channels (e.g., channel 12).




Fig. 9-OFF channel leakage current-all channels OFF.

ELECTRICAL CHARACTERISTICS (Cont'd)

| | | | TE | ST COND | ITIONS | | | | | |
|---|--|---|--------------------------|-------------------------------------|--------------------------|-------------------|----------|--------------|--|--|
| CHARAC- TERISTIC | V _{is} (V) | V _{DD} (V) | <mark>R</mark> L (KΩ) | | | TYPICAL VALUES | UNITS | | | |
| Cutoff | 5 • | 10 | 1 | | | | | | | |
| (3-dB) Frequency | | v _{os} | | V _{os} at Co | mmon OUT/IN | CD4067 CD4097 | 14 20 | | | |
| Channel ON (Sine Wave Input) | 20 log | $\frac{V_{os}}{V_{is}} = -3$ | 3 dB | V _{os} at Ar | iy Channel | 60 | MHż | | | |
| Total | 2• | 5 | | | - | · | 0.3 | | | |
| Harmonic Distortion, | 3• | 10 | 10 | | | | 0.2 | | | |
| THD | 5• | 15 | | | | | 0.12 | % | | |
| | | k'Hz sine | e wave | | · · · · · · <u> </u> | | | | | |
| -40-dB | 5 | 10 | 1 | | | | | | | |
| Feedthrough Frequency | | Vos | | Vos at Co | mmon OUT/IN | CD4067 | 20 | | | |
| (All Channels | 20 log | $20 \log \frac{v_{os}}{v_{is}} = -40 \text{ dB}$ | | | y Channel | CD4097 | 12 8 | MHz | | |
| OFF | ļ | * 15 | | Vos at All | | 8 | | | | |
| | 5 ° | 10 | 1 | | | | | | | |
| Signal Cross- | | | | Between Any 2 Channels ⁴ | | | 1 | | | |
| talk (Fre- quency at | 20100 | V _{os} | 10 dB | Between Sections | Measured on Co | ommon | 10 | | | |
| -40 dB) | $20 \log \frac{V_{os}}{V_{is}} = -40 \text{ dB}$ | | | CD4097 Only | Measured on A Channel | ny | 18 | MHz | | |
| | | 10 | 10* | | | | | | | |
| Address-or- Inhibit-to- Signal Crosstalk | V _C =V |), t _r ,t _f =2 DD-VS re Wave) | s | · · | <u> </u> | | 75 | mV (Peak) | | |




Fig. 10-Quiescent device current.

•

Peak-to-peak voltage symmetrical about

Worst case.

* Both ends of channel.




Fig. 11- Turn-on and turn-off propagation delay-address select input to signal output (e.g. measured on channel 0).






Fig. 12— Turn-on and turn-off propagation delay inhibit input to signal output (e.g. measured on channel 1).

CD4067B, CD4097B Types









Fig. 13- Channel ON resistance measurement circuit.

Fig. 14— Propagation delay waveform channel being turned ON (R_L = 10 K Ω , C_L = 50 pF).

Fig. 15- Propagation delay waveform, channel being turned OFF (R_L = 300 Ω, C_L = 50 pF).






Fig. 18-24-to-1 MUX Addressing

CD4067B, CD4097B Types

SPECIAL CONSIDERATIONS


In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L =effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4067B or CD4097B.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.


The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at V_{DD} -VSS=10 V, a 100-pF

capacitor connected to the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 1-2 μ s. When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from R_{ON} values shown in ELECTRICAL CHARACTERIS-TICS CHART). No V_{DD} current will flow through R_L if the switch current flows into terminal 1 on the CD4007B, terminals 1 and 17 on the CD4097B.



Dimensions and pad layout for CD4067BH.



Dimensions and pad layout for CD40978H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



15-Oct-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CD4067BF | ACTIVE | CDIP | J | 24 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | CD4067BF | Samples |
| CD4067BF3A | ACTIVE | CDIP | J | 24 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | CD4067BF3A | Samples |
| CD4067BM | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4067BM | Samples |
| CD4067BM96 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | CD4067BM | Samples |
| CD4067BM96E4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4067BM | Samples |
| CD4067BM96G4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4067BM | Samples |
| CD4067BME4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4067BM | Samples |
| CD4067BPW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM067B | Samples |
| CD4067BPWG4 | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM067B | Samples |
| CD4067BPWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM067B | Samples |
| CD4097BF | ACTIVE | CDIP | J | 24 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | CD4097BF | Samples |
| CD4097BM | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4097BM | Samples |
| CD4097BME4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4097BM | Samples |
| CD4097BMG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4097BM | Samples |
| CD4097BPW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | СМ097В | Samples |
| CD4097BPWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM097B | Samples |
| CD4097BPWRE4 | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM097B | Samples |



www.ti.com

15-Oct-2015

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4067B, CD4067B-MIL, CD4097B, CD4097B-MIL :

• Catalog: CD4067B, CD4097B

• Military: CD4067B-MIL, CD4097B-MIL



www.ti.com

PACKAGE OPTION ADDENDUM

15-Oct-2015

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4067BM96 | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| CD4067BM96G4 | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| CD4067BPWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| CD4097BPWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Apr-2016



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4067BM96 | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |
| CD4067BM96G4 | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |
| CD4067BPWR | TSSOP | PW | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| CD4097BPWR | TSSOP | PW | 24 | 2000 | 367.0 | 367.0 | 38.0 |

MECHANICAL DATA

MCDI004A - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated