



SBVS026D - JULY 2001 - REVISED SEPTEMBER 2005

DMOS 100mA Low-Dropout Regulator

FEATURES

- NEW DMOS TOPOLOGY: Ultra Low Dropout Voltage: 60mV typ at 100mA Output capacitor NOT required for stability
- FAST TRANSIENT RESPONSE
- VERY LOW NOISE: 23µVrms
- HIGH ACCURACY: ±1.5% max
- HIGH EFFICIENCY:
 I_{GND} = 500μA at I_{out} = 100mA
 Not Enabled: I_{GND} = 10nA
- 2.5V, 2.8V, 2.85V, 3.0V, 3.3V, 5.0V, AND ADJUSTABLE OUTPUT VERSIONS
- OTHER OUTPUT VOLTAGES AVAILABLE UPON REQUEST
- FOLDBACK CURRENT LIMIT
- THERMAL PROTECTION
- SMALL SURFACE-MOUNT PACKAGES: SOT23-5 and SO-8

APPLICATIONS

- PORTABLE COMMUNICATION DEVICES
- BATTERY-POWERED EQUIPMENT
- PERSONAL DIGITAL ASSISTANTS
- MODEMS
- BAR-CODE SCANNERS
- BACKUP POWER SUPPLIES


DESCRIPTION

The REG101 is a family of low-noise, low-dropout linear regulators with low ground pin current. Its new DMOS topology provides significant improvement over previous designs, including low dropout voltage (only 60mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low-dropout regulators that are difficult to compensate and require expensive low ESR capacitors greater than 1 μ F.

Typical ground pin current is only $500\mu A$ (at $I_{OUT} = 100mA$) and drops to 10nA when not in enabled mode. Unlike regulators with PNP pass devices, quiescent current remains relatively constant over load variation and under dropout conditions.

The REG101 has very low output noise (typically 23μ Vrms for V_{OUT} = 3.3V with C_{NR} = 0.01 μ F), making it ideal for use in portable communications equipment. Accuracy is maintained over temperature, line, and load variations. Key parameters are tested over the specified temperature range (-40°C to +85°C).

The REG101 is well protected—internal circuitry provides a current limit that protects the load from damage. Thermal protection circuitry keeps the chip from being damaged by excessive temperature. The REG101 is available in the SOT23-5 and the SO-8 packages.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Input Voltage, V _{IN}	0.3V to 12V
Enable Input Voltage, V _{EN}	–0.3V to V _{IN}
Feedback Voltage, V _{FB}	–0.3V to 6.0V
NR Pin Voltage, V _{NR}	–0.3V to 6.0V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range (T _J)	–55°C to +125°C
Storage Temperature Range (T _A)	–65°C to +150°C
Lead Temperature (soldering, 3s, SOT23-5, and SC	D-8) +240°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT} ⁽²⁾					
REG101xx-yyyy/zzz	XX is package designator.					
	YYYY is typical output voltage (5 = 5.0V, 2.85 = 2.85V, A = Adjustable).					
	ZZZ is package quantity.					

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Output voltages from 2.5V to 5.1V in 50mV increments are available; minimum order quantities apply. Contact factory for details and availability.

PIN CONFIGURATIONS





ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_J = -40^{\circ}C$ to $+85^{\circ}C$.

At T_J = +25°C, V_{IN} = V_{OUT} + 1V (V_{OUT} = 2.5V for REG101-A), V_{ENABLE} = 1.8V, I_{OUT} = 2mA, C_{NR} = 0.01 μ F, and C_{OUT} = 0.1 μ F⁽¹⁾, unless otherwise noted.

				REG101NA REG101UA		
PARAMETER		CONDITION	MIN	ТҮР	MAX	UNITS
OUTPUT VOLTAGE						
Output Voltage	V _{OUT}					
REG101-2.5				2.5		V
REG101-2.8				2.8		V
REG101-2.85				2.85		V
REG101-3.0				3.0		V
REG101-3.3				3.3		V
REG101-5				5		V
REG101-A			2.5		5.5	V
Reference Voltage	V _{REF}			1.267		V
Adjust Pin Current	I _{ADJ}			0.2	1	μA
Accuracy				±0.5	±1.5	%
Over Temperature					±2.2	%
vs Temperature	dV _{OUT} /dT			50		ppm/°C
Includes Line and Load		$I_{OUT} = 2mA$ to 100mA, $V_{IN} = (V_{OUT} + 0.4V)$ to 10V		±0.8	±2.0	%
Over Temperature		V _{IN} = (V _{OUT} + 0.6V) to 10V			±2.7	%
DC DROPOUT VOLTAGE ⁽²⁾	V _{DROP}	I _{OUT} = 2mA		4	10	mV
For all models		I _{OUT} = 100mA		60	100	mV
Over Temperature		I _{OUT} = 100mA			130	mV
VOLTAGE NOISE	V _n	f = 10Hz to 100kHz				
	۳n	$C_{NR} = 0, C_{OUT} = 0$	2	l 3μVrms/V • V _{OL}	-	μVrms
With C_{NR} (all fixed voltage models)	$C_{NR} = 0.01 \mu F, C_{OUT} = 10 \mu F$		μVrms/V • V _{OU}		μVrms
	/	0 _{NR} = 0.01µ1 , 0 ₀₀₁ = 10µ1	· · ·			μνιπο
Current Limit ⁽³⁾			120	170	220	
	I _{CL}		130	170	220	mA
Over Temperature			110	60	240	mA
Short-Circuit Current	I _{SC}			60		mA
RIPPLE REJECTION						
f = 120Hz		I _{OUT} = 100mA		65		dB
ENABLE CONTROL						
V _{ENABLE} High (output enabled)	VENABLE		1.8		V _{IN}	V
V _{ENABLE} Low (output disabled)			-0.2		0.5	V
I _{ENABLE} High (output enabled)	IENABLE	V_{ENABLE} = 1.8V to V_{IN} , V_{IN} = 1.8V to 6.5 ⁽⁴⁾		1	100	nA
I _{ENABLE} Low (output disabled)		$V_{\text{ENABLE}} = 0V \text{ to } 0.5V$		2	100	nA
Output Disable Time		$C_{OUT} = 1.0 \mu F$, $R_{LOAD} = 33 \Omega$		200		μs
Output Enable Time		$C_{OUT} = 1.0 \mu F$, $R_{LOAD} = 33 \Omega$		1.5		ms
THERMAL SHUTDOWN						
Junction Temperature						
Shutdown				160		°C
Reset from Shutdown				140		°C
GROUND PIN CURRENT						
Ground Pin Current	I _{GND}	I _{OUT} = 2mA		400	500	μA
	-GND	$I_{OUT} = 100$ mA		500	650	μΑ
Enable Pin Low		$V_{\text{ENABLE}} \le 0.5V$		0.01	0.2	μΑ μΑ
	17	ENADLE = 0.00		0.01	0.2	μιί
Operating Input Voltage Range ⁽⁵⁾	V _{IN}		1.8		10	V
		\/ > 4 0\/				
Specified Input Voltage Range		V _{IN} > 1.8V	V _{OUT} + 0.4		10 10	V V
Over Temperature		V _{IN} > 1.8V	V _{OUT} + 0.6		10	V
TEMPERATURE RANGE	_					_
Specified Range	T _J		-40		+85	°C
Operating Range	TJ		-55		+125	°C
Storage Range	T _A		-65		+150	°C
Thermal Resistance						
SOT23-5 Surface Mount	θ_{JA}	Junction-to-Ambient		200		°C/W
SO-8 Surface Mount	θ_{JA}	Junction-to-Ambient		150		°C/W


NOTES: (1) The REG101 does not require a minimum output capacitor for stability. However, transient response can be improved with proper capacitor selection. (2) Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at V_{IN}= V_{OUT} + 1V at fixed load.


(3) Current limit is the output current that produces a 10% change in output voltage from $V_{IN} = V_{OUT} + 1V$ and $I_{OUT} = 2mA$. (4) For $V_{ENABLE} > 6.5V$, see typical characteristic " I_{ENABLE} vs V_{ENABLE} ". (5) The REG101 no longer regulates when $V_{IN} < V_{OUT} + V_{DROP (MAX)}$. In drop-out, the impedance from V_{IN} to V_{OUT} is typically less than 1 Ω at $T_J = +25^{\circ}C$.





TYPICAL CHARACTERISTICS


For all models, at T_J = +25°C and V_{ENABLE} = 1.8V, unless otherwise noted.






















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 1.8V, unless otherwise noted.












GROUND PIN CURRENT vs TEMPERATURE 600 I_{OUT} = 100mA $V_{OUT} = 5V$ 575 550 525 I_{GND} (μΑ) V_{OUT} = 3.3V 500 475 450 $V_{OUT} = 2.5V$ 425 ′_{IN} = V_{OUT} + 1V 400 -50 -25 0 25 50 75 100 125 Temperature (°C)








TTYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 1.8V, unless otherwise noted.






















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 1.8V, unless otherwise noted.



















TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 1.8V, unless otherwise noted.


















BASIC OPERATION

The REG101 series of LDO (Low Drop-Out) linear regulators offers a wide selection of fixed output voltage versions and an adjustable output version. The REG101 belongs to a family of new generation LDO regulators that utilize a DMOS pass transistor to achieve ultra-low dropout performance and freedom from output capacitor constraints. Ground pin current remains under 650μ A over all line, load, and temperature conditions. All versions have thermal and overcurrent protection, including foldback current limit.

The REG101 does not require an output capacitor for regulator stability and is stable over most output currents and with almost any value and type of output capacitor up to 10 μ F or more. For applications where the regulator output current drops below several milliamps, stability can be enhanced by: adding a 1k Ω to 2k Ω load resistor; using capacitance values less than 10 μ F; or keeping the effective series resistance greater than 0.05 Ω including the capacitor's ESR and parasitic resistance in printed circuit board traces, solder joints, and sockets.

Although an input capacitor is not required, it is good analog design practice to connect a $0.1 \mu F$ low ESR capacitor across




FIGURE 1. Fixed Voltage Nominal Circuit for REG101.

the input supply voltage. This is recommended to improve ripple rejection by reducing input voltage ripple.

Figure 1 shows the basic circuit connections for the fixed voltage models. Figure 2 gives the connections for the adjustable output version (REG101A) and example resistor values for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2.

INTERNAL CURRENT LIMIT

The REG101 internal current limit has a typical value of 170mA. A foldback feature limits the short-circuit current to a typical short-circuit value of 60mA. This helps to protect the regulator from damage under all load conditions. A characteristic of V_{OUT} versus I_{OUT} is given in Figure 3 and in the Typical Characteristics section.





FIGURE 3. Foldback Current Limit of the REG101-3.3 at 25°C.



C_{FB} improves noise and transient response.

FIGURE 2. Adjustable Voltage Circuit for REG101A.



EXAMPLE RESISTOR VALUES

V _{OUT} (V)	R ₁ (W) ⁽¹⁾	R ₂ (Ω) ⁽¹⁾
2.5	11.3k 1.13k	11.5k 1.15k
3.0	15.8k 1.58k	11.5k 1.15k
3.3	18.7k 1.87k	11.5k 1.15k
5.0	34.0k 3.40k	11.5k 1.15k

NOTE: (1) Resistors are standard 1% values.

ENABLE

The Enable pin is active HIGH and compatible with standard TTL-CMOS levels. Inputs below 0.5V (max) turn the regulator off and all circuitry is disabled. Under this condition, ground pin current drops to approximately 10nA. When a pull-up resistor is used, and operation down to $V_{IN} = 1.8V$ is required, use values < 50k Ω .

OUTPUT NOISE

A precision band-gap reference is used for the internal reference voltage, V_{REF} . This reference is the dominant noise source within the REG101 and it generates approximately 29µVrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by:

$$V_{\rm N} = 29\mu Vrms \frac{R_1 + R_2}{R2} = 29\mu Vrms \bullet \frac{V_{\rm OUT}}{V_{\rm REF}}$$

Since the value of V_{REF} is 1.267V, this relationship reduces to:

$$V_{\rm N} = 23 \frac{\mu V rms}{V} \bullet V_{\rm OUT}$$

Connecting a capacitor, C_{NR} , from the Noise Reduction (NR) pin to ground, as shown in Figure 4, forms a low-pass filter for the voltage reference. For $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by approximately a factor of 2.8 for $V_O = 3.3$ V. This noise reduction effect is shown in Figure 5 and as "RMS Noise Voltage vs CNR" in the Typical Characteristics section.

Noise can be further reduced by carefully choosing an output capacitor, C_{OUT} . Best overall noise performance is




FIGURE 5. Output Noise versus Noise Reduction Capacitor.

achieved with very low (< 0.22 μ F) or very high (> 2.2 μ F) values of C_{OUT}. See "RMS Noise Voltage vs C_{OUT}" in the Typical Characteristics section.

The REG101 utilizes an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the DMOS pass element above V_{IN} . The charge-pump switching noise (nominal switching frequency = 2MHz) is not measurable at the output of the regulator over most values of C_{OUT} and I_{OUT} .

The REG101 adjustable version does not have the noisereduction pin available, however, the adjust pin is the summing junction of the error amplifier. A capacitor, C_{FB} , connected from the output to the adjust pin will reduce both the output noise and the peak error from a load transient. See the typical characteristics for output noise performance.




FIGURE 4. Block Diagram.



DROP-OUT VOLTAGE

The REG101 uses an N-channel DMOS as the "pass" element. When the input voltage is within a few tens of millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of V_{IN} to V_{OUT} , the regulator's input-to-output resistance is the Rds_{ON} of the DMOS pass element (typically 600m Ω). For static (DC) loads, the REG101 will typically maintain regulation down to V_{IN} to V_{OUT} voltage drop of 60mV at full rated output current. In Figure 6, the bottom line (DC dropout) shows the minimum V_{IN} to V_{OUT} voltage drop required to prevent drop-out under DC load conditions.

For large step changes in load current, the REG101 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this "transient drop-out" region is shown as the top line in Figure 6. Values of $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop above this line insure normal transient response.

In the transient dropout region between "DC" and "Transient", transient response recovery time increases. The time required to recover from a load transient is a function of both the magnitude and rate of the step change in load current and the available "headroom" $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop. Under worst-case conditions (full-scale load change with $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop close to DC dropout levels), the REG101 can take several hundred microseconds to re-enter the specified window of regulation.




FIGURE 6. Transient and DC Dropout.

TRANSIENT RESPONSE

The REG101 response to transient line and load conditions improves at lower output voltages. The addition of a capacitor (nominal value 0.47 μ F) from the output pin to ground may improve the transient response. In the adjustable version, the addition of a capacitor, C_{FB} (nominal value 10nF), from the output to the adjust pin will also improve the transient response.

THERMAL PROTECTION

The REG101 has thermal shutdown circuitry that protects the regulator from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on various conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loads and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the REG101 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the REG101 into thermal shutdown will degrade reliability.



POWER DISSIPATION

The REG101 is available in two different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. While it is difficult to impossible to quantify all of the variables in a thermal design of this type, performance data for several configurations are shown in Figure 7.

Power dissipation depends on input voltage, load condition, and duty cycle. Power dissipation is equal to the product of the average output current times the voltage across the output element, $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop.

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \bullet I_{\rm OUT(AVG)}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

REGULATOR MOUNTING

Solder pad footprint recommendations for the various REG101 devices are presented in the Application Bulletin AB-132, "Solder Pad Recommendations for Surface-Mount Devices" (SBFA015), available from the Texas Instruments web site (www.ti.com).




FIGURE 7. Maximum Power Dissipation versus Ambient Temperature for the Various Packages.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REG101NA-2.5/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1G	Samples
REG101NA-2.5/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1G	Samples
REG101NA-2.5/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1G	Samples
REG101NA-2.8/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1E	Samples
REG101NA-2.85/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1N	Samples
REG101NA-2.85/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1N	Samples
REG101NA-3.3/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1C	Samples
REG101NA-3.3/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1C	Samples
REG101NA-3.3/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1C	Samples
REG101NA-3.3/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1C	Samples
REG101NA-3/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R01D	Samples
REG101NA-3/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R01D	Samples
REG101NA-3/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R01D	Samples
REG101NA-3/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R01D	Samples
REG101NA-5/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1B	Samples
REG101NA-5/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1B	Samples
REG101NA-5/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1B	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REG101NA-5/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1B	Samples
REG101NA-A/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1A	Samples
REG101NA-A/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1A	Samples
REG101NA-A/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1A	Samples
REG101NA-A/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RO1A	Samples
REG101UA-2.5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U25	Samples
REG101UA-2.5G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U25	Samples
REG101UA-2.8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U28	Samples
REG101UA-2.85	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101285	Samples
REG101UA-3	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U30	Samples
REG101UA-3.3	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U33	Samples
REG101UA-3.3/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U33	Samples
REG101UA-3.3G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U33	Samples
REG101UA-3G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U30	Samples
REG101UA-5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U50	Samples
REG101UA-5/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U50	Samples
REG101UA-5/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U50	Samples
REG101UA-5G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101U50	Samples



17-Mar-2017

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REG101UA-A	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101UA	Samples
REG101UA-AG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	REG 101UA	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	,,				(mm)	W1 (mm)	、 ,	、 ,	、 ,	、 ,	、 ,	
REG101NA-2.5/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-2.5/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-2.8/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-2.85/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-2.85/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-3.3/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-3.3/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-3/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-3/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-5/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-5/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-A/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101NA-A/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG101UA-3.3/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REG101UA-5/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Apr-2015



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG101NA-2.5/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-2.5/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101NA-2.8/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-2.85/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-2.85/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101NA-3.3/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-3.3/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101NA-3/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-3/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101NA-5/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-5/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101NA-A/250	SOT-23	DBV	5	250	203.0	203.0	35.0
REG101NA-A/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
REG101UA-3.3/2K5	SOIC	D	8	2500	367.0	367.0	35.0
REG101UA-5/2K5	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated