

# LM2651 1.5A High Efficiency Synchronous Switching Regulator

Check for Samples: LM2651


# **FEATURES**

- Ultra High Efficiency up to 97%
- High Efficiency Over a 1.5A to Milliamperes Load Range
- 4V to 14V Input Voltage Range
- 1.8V, 2.5V, 3.3V, or ADJ Output Voltage
- Internal MOSFET Switch with Low R<sub>DS(on)</sub> of 75mΩ
- 300kHz Fixed Frequency Internal Oscillator
- 7µA Shutdown Current
- Patented Current Sensing for Current Mode Control
- Input Undervoltage Lockout
- Adjustable Soft-Start
- Current Limit and Thermal Shutdown
- 16-pin TSSOP Package

# **APPLICATIONS**

- Personal Digital Assistants (PDAs)
- Computer Peripherals
- Battery-Powered Devices
- Handheld Scanners
- High Efficiency 5V Conversion

# **Typical Application**



# Figure 1. Efficiency vs Load Current ( $V_{IN} = 5V, V_{OUT} = 3.3V$ )

# DESCRIPTION

The LM2651 switching regulator provides high efficiency power conversion over a 100:1 load range (1.5A to 15mA). This feature makes the LM2651 an ideal fit in battery-powered applications that demand long battery life in both run and standby modes.


Synchronous rectification is used to achieve up to 97% efficiency. At light loads, the LM2651 enters a low power hysteretic or "sleep" mode to keep the efficiency high. In many applications, the efficiency still exceeds 80% at 15mA load. A shutdown pin is available to disable the LM2651 and reduce the supply current to less than  $10\mu$ A.

The LM2651 contains a patented current sensing circuitry for current mode control. This feature eliminates the external current sensing resistor required by other current-mode DC-DC converters.

The LM2651 has a 300 kHz fixed frequency internal oscillator. The high oscillator frequency allows the use of extremely small, low profile components.

A programmable soft-start feature limits current surges from the input power supply at start up and provides a simple means of sequencing multiple power supplies.

Other protection features include input undervoltage lockout, current limiting, and thermal shutdown.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



#### **Connection Diagram**




Figure 3. 16-Lead TSSOP See Package Number PW

PIN DESCRIPTIONS

Pin	Name	Function
1, 2	SW	Switched-node connection, which is connected with the source of the internal high-side MOSFET.
3-5	VIN	Main power supply pin.
6	VCB	Bootstrap capacitor connection for high-side gate drive.
7	AVIN	Input supply voltage for control and driver circuits.
8	SD(SS)	Shutdown and Soft-start control pin. Pulling this pin below 0.3V shuts off the regulator. A capacitor connected from this pin to ground provides a control ramp of the input current. Do not drive this pin with an external source or erroneous operation may result.
9	FB	Output voltage feedback input. Connected to the output voltage.
10	COMP	Compensation network connection. Connected to the output of the voltage error amplifier.
11	NC	No internal connection.
12-13	AGND	Low-noise analog ground.
14-16	PGND	Power ground.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings <sup>(1)(2)</sup>

Input Voltage		15V
Feedback Pin Voltage	$-0.4V \le V_{FB} \le 5V$	
Power Dissipation ( $T_A = 25^{\circ}C$ ), <sup>(3)</sup>	893 mW	
Junction Temperature Range		−40°C ≤ T <sub>J</sub> ≤ +125°C
Storage Temperature Range		−65°C to +150°C
ESD Susceptibility	Human Body Model <sup>(4)</sup>	1kV

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be ensured under these conditions. For specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
 (3) The maximum allowable power dissipation is calculated by using P<sub>Dmax</sub> = (T<sub>Jmax</sub> - T<sub>A</sub>)/θ<sub>JA</sub>, where T<sub>Jmax</sub> is the maximum junction temperature, T<sub>A</sub> is the ambient temperature, and θ<sub>JA</sub> is the junction-to-ambient thermal resistance of the specified package. The 893 mW rating results from using 150°C, 25°C, and 140°C/W for T<sub>Jmax</sub>, T<sub>A</sub>, and θ<sub>JA</sub> respectively. A θ<sub>JA</sub> of 140°C/W represents the worst-case condition of no heat sinking of the 16-pin TSSOP package. Heat sinking allows the safe dissipation of more power. The Absolute Maximum power dissipation must be derated by 7.14mW per °C above 25°C ambient. The LM2651 actively limits its junction temperature to about 165°C.

(4) The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.



SNVS032D - FEBRUARY 2000 - REVISED APRIL 2013

M2651

 $4\mathsf{V} \leq \mathsf{V}_{\mathsf{IN}} \leq 14\mathsf{V}$ 

# **Operating Ratings** <sup>(1)</sup>

Supply Voltage

www.ti.com

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be ensured under these conditions. For specifications and test conditions, see the Electrical Characteristics.

## LM2651-1.8 System Parameters

Specifications in standard type face are for  $T_J = 25^{\circ}C$  and those with **boldface type** apply over **full operating junction temperature range.**  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
V <sub>OUT</sub>	Output Voltage	I <sub>LOAD</sub> = 900 mA	1.8	1.761/ <b>1.719</b> 1.836/ <b>1.854</b>	V V(min) V(max)
V <sub>OUT</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 14V I <sub>LOAD</sub> = 900 mA	0.2		%
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V <sub>HYST</sub>	Sleep Mode Output Voltage Hysteresis		35		mV

#### LM2651-2.5 System Parameters

Symbol	Parameter	Conditions	Typical	Limit	Units V V(min) V(max)	
V <sub>OUT</sub>	Output Voltage	I <sub>LOAD</sub> = 900 mA	2.5	2.43/ <b>2.388</b> 2.574/ <b>2.575</b>		
V <sub>OUT</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 12V I <sub>LOAD</sub> = 900 mA	0.2		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%	
V <sub>HYST</sub>	Sleep Mode Output Voltage Hysteresis		48		mV	

#### LM2651-3.3 System Parameters

Symbol	Parameter	Conditions	Typical	Limit	Units V V(min) V(max)	
V <sub>OUT</sub>	Output Voltage	I <sub>LOAD</sub> = 900 mA	3.3	3.265/ <b>3.201</b> 3.379/ <b>3.399</b>		
V <sub>OUT</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 14V I <sub>LOAD</sub> = 900 mA	0.2		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%	
V <sub>HYST</sub>	Sleep Mode Output Voltage Hysteresis		60		mV	

SNVS032D-FEBRUARY 2000-REVISED APRIL 2013



www.ti.com

# LM2651-ADJ System Parameters

 $(V_{OUT} = 2.5V \text{ unless otherwise specified})$ 

Symbol	Parameter	Conditions	Typical	Limit	Units	
V <sub>FB</sub>	Feedback Voltage	I <sub>LOAD</sub> = 900 mA	1.238	1.200 1.263	V V(min) V(max)	
V <sub>OUT</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 14V I <sub>LOAD</sub> = 900 mA	0.2		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%	
V <sub>OUT</sub>	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%	
V <sub>HYST</sub>	Sleep Mode Output Voltage Hysteresis		24		mV	

# All Output Voltage Versions

Specifications in standard type face are for  $T_J = 25^{\circ}C$  and those with **boldface type** apply over **full operating junction temperature range.**  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
l <sub>Q</sub>	Quiescent Current		1.6	2.0	mA mA(max)
I <sub>QSD</sub>	Quiescent Current in Shutdown Mode	Shutdown Pin Pulled Low	7	12/ <b>20</b>	μΑ μA(max)
R <sub>SW(ON)</sub>	High-Side or Low-Side Switch On Resistance (MOSFET On Resistance + Bonding Wire Resistance)	I <sub>SWITCH</sub> = 1A 110		mΩ	
R <sub>DS(ON)</sub>	MOSFET On Resistance (High- Side or Low-Side)	I <sub>SWITCH</sub> = 1A	75	130	mΩ mΩ(max)
lL	Switch Leakage Current - High Side		130		nA
	Switch Leakage Current - Low Side		130		nA
V <sub>BOOT</sub>	Bootstrap Regulator Voltage	I <sub>BOOT</sub> = 1 mA	6.75	6.45/ <b>6.40</b> 6.95/ <b>7.00</b>	V V(min) V(max)
G <sub>M</sub>	Error Amplifier Transconductance		1250		µmho
V <sub>INUV</sub>	V <sub>IN</sub> Undervoltage Lockout Threshold Voltage	Rising Edge	3.8	3.95	V V(max)
V <sub>UV-HYST</sub>	Hysteresis for the Undervoltage Lockout		210		mV
I <sub>CL</sub>	Switch Current Limit	V <sub>IN</sub> = 5V	2	1.55 2.60	A A(min) A(max)
I <sub>SM</sub>	Sleep Mode Threshold Current	V <sub>IN</sub> = 5V	100		mA
A <sub>V</sub>	Error Amplifier Voltage Gain		100		V/V
I <sub>EA_SOURCE</sub>	Error Amplifier Source Current		40	25/ <b>15</b>	μΑ μA(min)
I <sub>EA_SINK</sub>	Error Amplifier Sink Current		65	30	μΑ μA(min)
V <sub>EAH</sub>	Error Amplifier Output Swing Upper Limit		2.70	2.50/ <b>2.40</b>	V V(min)
V <sub>EAL</sub>	Error Amplifier Output Swing Lower Limit		1.25	1.35/ <b>1.50</b>	V V(max)
V <sub>D</sub>	Body Diode Voltage	I <sub>DIODE</sub> = 1.5A	1		V



# All Output Voltage Versions (continued)

Specifications in standard type face are for  $T_J = 25^{\circ}C$  and those with **boldface type** apply over **full operating junction temperature range.**  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
f <sub>OSC</sub> Oscillator Frequency		V <sub>IN</sub> = 4V	300	280/ <b>255</b> 330/ <b>345</b>	kHz kHz(min) kHz(max)
D <sub>MAX</sub>	Maximum Duty Cycle	$V_{IN} = 4V$	95	92	% %(min)
I <sub>SS</sub>	Soft-Start Current	Voltage at the SS pin = 1.4V	11	7 14	μΑ μA(min) μA(max)
ISHUTDOWN	Shutdown Pin Current	Shutdown Pin Pulled Low	2.2	0.8/ <b>0.5</b> 3.7/ <b>4.0</b>	μΑ μΑ(min) μΑ(max)
VSHUTDOWN	Shutdown Pin Threshold Voltage	Falling Edge	0.6	0.3 0.9	V V(min) V(max)
T <sub>SD</sub>	Thermal Shutdown Temperature		165		°C
T <sub>SD_HYST</sub>	Thermal Shutdown Hysteresis Temperature		25		°C


#### SNVS032D-FEBRUARY 2000-REVISED APRIL 2013

**Typical Performance Characteristics** I<sub>Q</sub> vs Input Voltage I<sub>QSD</sub> vs Input Voltage 7.00 7.00 6.50 6.50 6.00 5.50 6.00 5.00 l<sub>QSD</sub> (μΑ) 5.50 l<sub>Q</sub> (mA) 4.50 SWITCHING 5.00 4.00 3.50 4.50 3.00 NOT SWITCHING 2.50 4.00 2.00 3.50 1.50 1.00 3.00 4.00 6.00 8.00 10.00 12.00 14.00 4.00 6.00 8.00 10.00 12.00 14.00 Input Voltage (V) Input Voltage (V) Figure 4. Figure 5. I<sub>QSD</sub> vs Junction Temperature **Frequency vs Junction Temperature** 22.00 320 20.00 310 18.00 Frequency (kHz) 16.00 l<sub>QSD</sub> (μΑ)  $V_{IN} = 13V$ 300 14.00 12.00 290 10.00  $V_{|N} = 10V$ 8.00 280 6.00 4.00 270 -50 0 50 100 150 -50 0 50 100 150 Junction Temperature (°C) Junction Temperature (°C) Figure 6. Figure 7. R<sub>DS(ON)</sub> vs Junction Temperature R<sub>DS(ON)</sub> vs Input Voltage 0.150 0.1800 0.1700 0.140 0.1600 0.1500  $R_{DS(ON)}$  (U)  $R_{DS(ON)}$  ( $\Omega$ ) 0.130 0.1400 0.1300 0.1200 0.120 0.1100 0.1000 0.110 0.0900 0.0800 0.100 0.0700 10.00 50 4.00 6.00 8.00 12.00 14.00 -50 0 100 150 Input Voltage (V) Junction Temperature (°C) Figure 8. Figure 9.

6



SNVS032D-FEBRUARY 2000-REVISED APRIL 2013



Texas Instruments

SNVS032D-FEBRUARY 2000-REVISED APRIL 2013

www.ti.com




Figure 15. LM2651 Block Diagram



#### **BLOCK DIAGRAM**

## Operation

The LM2651 operates in a constant frequency (300 kHz), current-mode PWM for moderate to heavy loads; and it automatically switches to hysteretic mode for light loads. In hysteretic mode, the switching frequency is reduced to keep the efficiency high.

#### MAIN OPERATION

When the load current is higher than the sleep mode threshold, the part is always operating in PWM mode. At the beginning of each switching cycle, the high-side switch is turned on, the current from the high-side switch is sensed and compared with the output of the error amplifier (COMP pin). When the sensed current reaches the COMP pin voltage level, the high-side switch is turned off; after 40 ns (deadtime), the low-side switch is turned on. At the end of the switching cycle, the low-side switch is turned off; and the same cycle repeats.

The current of the top switch is sensed by a patented internal circuitry. This unique technique gets rid of the external sense resistor, saves cost and size, and improves noise immunity of the sensed current. A feedforward from the input voltage is added to reduce the variation of the current limit over the input voltage range.

When the load current decreases below the sleep mode threshold, the output voltage will rise slightly, this rise is sensed by the hysteretic mode comparator which makes the part go into the hysteretic mode with both the high and low side switches off. The output voltage starts to drop until it hits the low threshold of the hysteretic comparator, and the part immediately goes back to the PWM operation. The output voltage keeps increasing until it reaches the top hysteretic threshold, then both the high and low side switches turn off again, and the same cycle repeats.

#### PROTECTIONS

The cycle-by-cycle current limit circuitry turns off the high-side MOSFET whenever the current in MOSFET reaches 2A.

#### Design Procedure

This section presents guidelines for selecting external components.

#### INPUT CAPACITOR

A low ESR aluminum, tantalum, or ceramic capacitor is needed betwen the input pin and power ground. This capacitor prevents large voltage transients from appearing at the input. The capacitor is selected based on the RMS current and voltage requirements. The RMS current is given by:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$
(1)

The RMS current reaches its maximum ( $I_{OUT}/2$ ) when  $V_{IN}$  equals  $2V_{OUT}$ . For an aluminum or ceramic capacitor, the voltage rating should be at least 25% higher than the maximum input voltage. If a tantalum capacitor is used, the voltage rating required is about twice the maximum input voltage. The tantalum capacitor should be surge current tested by the manufacturer to prevent being shorted by the inrush current. It is also recommended to put a small ceramic capacitor (0.1 µF) between the input pin and ground pin to reduce high frequency spikes.

#### INDUCTOR

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages:

$$L = \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN} \times I_{RIPPLE} \times 300 \text{ kHz}}$$

(2)

SNVS032D-FEBRUARY 2000-REVISED APRIL 2013

A higher value of ripple current reduces inductance, but increases the conductance loss, core loss, current stress for the inductor and switch devices. It also requires a bigger output capacitor for the same output voltage ripple requirement. A reasonable value is setting the ripple current to be 30% of the DC output current. Since the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. The DC resistance of the inductor is a key parameter for the efficiency. Lower DC resistance is available with a bigger winding area. A good tradeoff between the efficiency and the core size is letting the inductor copper loss equal 2% of the output power.

## OUTPUT CAPACITOR

The selection of  $C_{OUT}$  is driven by the maximum allowable output voltage ripple. The output ripple in the constant frequency, PWM mode is approximated by:

$$V_{\text{RIPPLE}} = I_{\text{RIPPLE}} \left( \text{ESR} + \frac{1}{8F_{\text{S}}C_{\text{OUT}}} \right)$$

The ESR term usually plays the dominant role in determining the voltage ripple. A low ESR aluminum electrolytic or tantalum capacitor (such as Nichicon PL series, Sanyo OS-CON, Sprague 593D, 594D, AVX TPS, and CDE polymer aluminum) is recommended. An electrolytic capacitor is not recommended for temperatures below -25°C since its ESR rises dramatically at cold temperature. A tantalum capacitor has a much better ESR specification at cold temperature and is preferred for low temperature applications.

The output voltage ripple in constant frequency mode has to be less than the sleep mode voltage hysteresis to avoid entering the sleep mode at full load:

$$V_{RIPPLE} < 20 mV x V_{OUT} / V_{FB}$$

#### BOOST CAPACITOR

A 0.1  $\mu$ F ceramic capacitor is recommended for the boost capacitor. The typical voltage across the boost capacitor is 6.7V.

#### SOFT-START CAPACITOR

A soft-start capacitor is used to provide the soft-start feature. When the input voltage is first applied, or when the  $\overline{SD}(SS)$  pin is allowed to go high, the soft-start capacitor is charged by a current source (approximately 2  $\mu$ A). When the  $\overline{SD}(SS)$  pin voltage reaches 0.6V (shutdown threshold), the internal regulator circuitry starts to operate. The current charging the soft-start capacitor increases from 2  $\mu$ A to approximately 10  $\mu$ A. With the  $\overline{SD}(SS)$  pin voltage between 0.6V and 1.3V, the level of the current limit is zero, which means the output voltage is still zero. When the  $\overline{SD}(SS)$  pin voltage increases beyond 1.3V, the current limit starts to increase. The switch duty cycle, which is controlled by the level of the current limit, starts with narrow pulses and gradually gets wider. At the same time, the output voltage of the converter increases towards the nominal value, which brings down the output voltage of the error amplifier. When the output of the error amplifier is less than the current limit voltage, it takes over the control of the duty cycle. The converter enters the normal current-mode PWM operation. The  $\overline{SD}(SS)$  pin voltage is eventually charged up to about 2V.

The soft-start time can be estimated as:

 $T_{SS} = C_{SS} \times 0.6V/2 \ \mu A + C_{SS} \times (2V-0.6V)/10 \ \mu A$ 

## R<sub>1</sub> AND R<sub>2</sub> (Programming Output Voltage)

Use the following formula to select the appropriate resistor values:

 $V_{OUT} = V_{REF}(1 + R_1/R_2)$ 

where

V<sub>REF</sub> = 1.238V

Select resistors between  $10k\Omega$  and  $100k\Omega$ . (1% or higher accuracy metal film resistors for R<sub>1</sub> and R<sub>2</sub>.)

(6)

(3) /tic

(4)



2651

(7)

#### www.ti.com

#### COMPENSATION COMPONENTS

In the control to output transfer function, the first pole  $F_{p1}$  can be estimated as  $1/(2\pi R_{OUT}C_{OUT})$ ; The ESR zero  $F_{z1}$  of the output capacitor is  $1/(2\pi ESRC_{OUT})$ ; Also, there is a high frequency pole  $F_{p2}$  in the range of 45kHz to 150kHz:

 $F_{p2} = F_s / (\pi n(1 - D))$ 

where

- $D = V_{OUT}/V_{IN}$
- n = 1+0.348L/( $V_{IN}$ - $V_{OUT}$ ) (L is in µHs and  $V_{IN}$  and  $V_{OUT}$  in volts).

The total loop gain G is approximately  $500/I_{OUT}$  where  $I_{OUT}$  is in amperes.

A Gm amplifier is used inside the LM2651. The output resistor  $R_o$  of the Gm amplifier is about 80k $\Omega$ .  $C_{c1}$  and  $R_C$  together with  $R_o$  give a lag compensation to roll off the gain:

$$F_{pc1} = 1/(2\pi C_{c1}(R_0 + R_c)), F_{zc1} = 1/2\pi C_{c1}R_c.$$
(8)

In some applications, the ESR zero  $F_{z1}$  cannot be cancelled by  $F_{p2}$ . Then,  $C_{c2}$  is needed to introduce  $F_{pc2}$  to cancel the ESR zero,  $F_{p2} = 1/(2\pi C_{c2}R_o IIR_c)$ .

The rule of thumb is to have more than 45° phase margin at the crossover frequency (G=1).

If  $C_{OUT}$  is higher than 68µF,  $C_{c1}$  = 2.2nF, and  $R_c$  = 15K $\Omega$  are good choices for most applications. If the ESR zero is too low to be cancelled by  $F_{p2}$ , add  $C_{c2}$ .

If the transient response to a step load is important, choose  $R_C$  to be higher than  $10k\Omega$ .

#### EXTERNAL SCHOTTKY DIODE

A Schottky diode  $D_1$  is recommended to prevent the intrinsic body diode of the low-side MOSFET from conducting during the deadtime in PWM operation and hysteretic mode when both MOSFETs are off. If the body diode turns on, there is extra power dissipation in the body diode because of the reverse-recovery current and higher forward voltage; the high-side MOSFET also has more switching loss since the negative diode reverse-recovery current appears as the high-side MOSFET turn-on current in addition to the load current. These losses degrade the efficiency by 1-2%. The improved efficiency and noise immunity with the Schottky diode become more obvious with increasing input voltage and load current.

The breakdown voltage rating of  $D_1$  is preferred to be 25% higher than the maximum input voltage. Since  $D_1$  is only on for a short period of time, the average current rating for  $D_1$  only requires being higher than 30% of the maximum output current. It is important to place  $D_1$  very close to the drain and source of the low-side MOSFET, extra parasitic inductance in the parallel loop will slow the turn-on of  $D_1$  and direct the current through the body diode of the low-side MOSFET.

When an undervoltage situation occurs, the output voltage can be pulled below ground as the inductor current is reversed through the synchronous FET. For applications which need to be protected from a negative voltage, a clamping diode D2 is recommended. When used, D2 should be connected cathode to  $V_{OUT}$  and anode to ground. A diode rated for a minimum of 2A is recommended.

#### PCB Layout Considerations

Layout is critical to reduce noises and ensure specified performance. The important guidelines are listed as follows:

- Minimize the parasitic inductance in the loop of input capacitors and the internal MOSFETs by connecting the input capacitors to V<sub>IN</sub> and PGND pins with short and wide traces. This is important because the rapidly switching current, together with wiring inductance can generate large voltage spikes that may result in noise problems.
- 2. Minimize the trace from the center of the output resistor divider to the FB pin and keep it away from noise sources to avoid noise pick up. For applications requiring tight regulation at the output, a dedicated sense trace (separated from the power trace) is recommended to connect the top of the resistor divider to the output.
- 3. If the Schottky diode  $D_1$  is used, minimize the traces connecting  $D_1$  to SW and PGND pins.






Figure 16. Schematic for the Typical Board Layout

SNVS032D - FEBRUARY 2000 - REVISED APRIL 2013

Ch	nanges from Revision C (April 2013) to Revision D	Pag	е
•	Changed layout of National Data Sheet to TI format	1	1



7-Oct-2013

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
LM2651MTC-3.3	ACTIVE	TSSOP	PW	16	92	TBD	Call TI	Call TI	-40 to 125	2651MTC -3.3	Samples
LM2651MTC-3.3/NOPB	ACTIVE	TSSOP	PW	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2651MTC -3.3	Samples
LM2651MTC-ADJ	ACTIVE	TSSOP	PW	16	92	TBD	Call TI	Call TI	-40 to 125	2651MTC -ADJ	Samples
LM2651MTC-ADJ/NOPB	ACTIVE	TSSOP	PW	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2651MTC -ADJ	Samples
LM2651MTCX-3.3/NOPB	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2651MTC -3.3	Samples
LM2651MTCX-ADJ/NOPB	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2651MTC -ADJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



7-Oct-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2651MTCX-3.3/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM2651MTCX-ADJ/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2651MTCX-3.3/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0
LM2651MTCX-ADJ/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated