- 80-mΩ High-Side MOSFET Switch
- 500 mA Continuous Current Per Channel
- Independent Thermal and Short-Circuit Protection With Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- CMOS- and TTL-Compatible Enable Inputs
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- 10 μA Maximum Standby Supply Current for Single and Dual (20 μA for Triple and Quad)
- Bidirectional Switch
- Ambient Temperature Range, 0°C to 85°C
- ESD Protection
- UL Listed File No. E169910

description

The TPS2041A through TPS2044A and TPS2051A through TPS2054A power-distribution switches are intended for applications where

D PA	A, TPS2051A CKAGE ? VIEW)	D PA	, TPS2052A CKAGE VIEW)
GND [1	8] OUT	GND [1	8] OC1
IN [2	7] OUT	IN [2	7] OUT1
IN [3	6] OUT	EN1 [†] [3	6] OUT2
EN† [4	5] OC	EN2 [†] [4	5] OC2
D P	3A, TPS2053A ACKAGE DP VIEW)	D PAC	TPS2054A KAGE VIEW)
GNDA [1	16 0C1	GNDA [1	16] OC1
IN1 [2	15 0UT1	IN1 [2	15] OUT1
EN1† [3	14 0UT2	<u>EN1</u> † [3	14] OUT2
EN2† [4	13 0C2	<u>EN2</u> † [4	13] OC2
GNDB [5	12 0C3	GNDB [5	12] OC3
IN2 [6	11 0UT3	IN2 [6	11] OUT3
EN3† [7	10 NC	<u>EN3</u> † [7	10] OUT4
NC [8	9 NC	<u>EN4</u> † [8	9] OC4

 † All enable inputs are active high for the TPS205xA series. NC – No connect

heavy capacitive loads and short circuits are likely to be encountered. These devices incorporate 80-m Ω N-channel MOSFET high-side power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by an independent logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, these devices limit the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present. These power-distribution switches are designed to current limit at 0.9 A.

	GENERAL SWITCH CATALOG												
33 m Ω, single	TPS201xA TPS202x TPS203x	0.2 A – 2 A 0.2 A – 2 A 0.2 A – 2 A	80 mΩ, dual	TPS2042500 mATPS2052500 mATPS2046250 mATPS2056250 mA	80 mΩ, dual	80 mΩ, triple	80 mΩ, quad	80 mΩ, quad					
80 mΩ, single	TPS2014 TPS2015 TPS2041 TPS2051 TPS2045 TPS2055	600 mA 1 A 500 mA 500 mA 250 mA 250 mA	260 mΩ IN1	TPS2100/1 IN1 500 mA IN2 10 mA TPS2102/3/4/5 IN1 500 mA IN2 100 mA	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	L J TPS2043 500 mA TPS2053 500 mA TPS2047 250 mA TPS2057 250 mA	TPS2044 500 mA TPS2054 500 mA TPS2058 250 mA TPS2058 250 mA	TPS2085 500 mA TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright \circledcirc 2000, Texas Instruments Incorporated


	AVAILABLE OPTIONS											
		RECOMMENDED TYPICAL SHORT-CIRCUIT		NUMBER OF	PACKAGED DEVICES							
TA	ENABLE	MAXIMUM CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SWITCHES	SOIC (D) [†]							
	Active low			Single	TPS2041AD							
	Active high			Single	TPS2051AD							
	Active low		0.9	Dual	TPS2042AD							
0°C to 85°C	Active high	0.5		Duai	TPS2052AD							
0 C 10 85 C	Active low	0.5	0.9	Triple	TPS2043AD							
	Active high			пре	TPS2053AD							
	Active low			Quad	TPS2044AD							
	Active high			Quad	TPS2054AD							

[†] The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2041ADR)




functional block diagrams

TPS2041A



† Current sense ‡ Active high for TPS205xA series

TPS2042A




[†] Current sense [‡] Active high for TPS205xA series



SLVS247 - SEPTEMBER 2000

functional block diagrams

TPS2043A




[‡]Active high for TPS205xA series



SLVS247 - SEPTEMBER 2000

functional block diagrams





SLVS247 - SEPTEMBER 2000

Terminal Functions

TPS2041A and TPS2051A

	TERMINAL		TERMINAL		TERMINAL			
NAME	NO.		I/O	DESCRIPTION				
	TPS2041A	TPS2051A						
EN	4	-	Ι	Enable input. Logic low turns on power switch.				
EN	- 4		I	Enable input. Logic high turns on power switch.				
GND	1	1	Ι	Ground				
IN	2, 3	2, 3	Ι	Input voltage				
OC	5	5	0	Overcurrent. Logic output active low				
OUT	6, 7, 8	6, 7, 8	0	Power-switch output				

TPS2042A and TPS2052A

TERMINAL		-		
NO.		0.	1/0	DESCRIPTION
NAME	TPS2042A	TPS2052A	1	
EN1	3	-	Ι	Enable input. Logic low turns on power switch, IN-OUT1.
EN2	4	-	Ι	Enable input. Logic low turns on power switch, IN-OUT2.
EN1	-	3	I	Enable input. Logic high turns on power switch, IN-OUT1.
EN2	- 4		I	Enable input. Logic high turns on power switch, IN-OUT2.
GND	1	1	I	Ground
IN	2	2	I	Input voltage
OC1	8	8	0	Overcurrent. Logic output active low, for power switch, IN-OUT1
OC2	5	5 5		Overcurrent. Logic output active low, for power switch, IN-OUT2
OUT1	7	7	0	Power-switch output
OUT2	6	6	0	Power-switch output



Terminal Functions (Continued)

TPS2043A and TPS2053A

	TERMINAL	-			
NAME	N	О.	1/0	DESCRIPTION	
	TPS2043A	TPS2053A	1		
EN1	3	-	I	Enable input, logic low turns on power switch, IN1-OUT1.	
EN2	4	-	I	Enable input, logic low turns on power switch, IN1-OUT2.	
EN3	7	-	1	Enable input, logic low turns on power switch, IN2-OUT3.	
EN1	-	3	1	Enable input, logic high turns on power switch, IN1-OUT1.	
EN2	-	4	1	Enable input, logic high turns on power switch, IN1-OUT2.	
EN3	-	7	1	Enable input, logic high turns on power switch, IN2-OUT3.	
GNDA	1	1		Ground for IN1 switch and circuitry.	
GNDB	5	5		Ground for IN2 switch and circuitry.	
IN1	2	2	1	Input voltage	
IN2	6	6	I	Input voltage	
NC	8, 9, 10	8, 9, 10		No connection	
OC1	16	16	0	Overcurrent, logic output active low, IN1-OUT1	
OC2	13	13	0	Overcurrent, logic output active low, IN1-OUT2	
OC3	12	12	0	Overcurrent, logic output active low, IN2-OUT3	
OUT1	15	15	0	Power-switch output, IN1-OUT1	
OUT2	14	14	0	Power-switch output, IN1-OUT2	
OUT3	11	11	0	Power-switch output, IN2-OUT3	

TPS2044A and TPS2054A

TERMINAL					
NAME	NO.		1/0	DESCRIPTION	
NAME	TPS2044A	TPS2054A]		
EN1	3	-	I	Enable input. logic low turns on power switch, IN1-OUT1.	
EN2	4	-	Ι	Enable input. Logic low turns on power switch, IN1-OUT2.	
EN3	7	-	I	Enable input. Logic low turns on power switch, IN2-OUT3.	
EN4	8	-	I	Enable input. Logic low turns on power switch, IN2-OUT4.	
EN1	-	3	I	Enable input. Logic high turns on power switch, IN1-OUT1.	
EN2	-	4	I	Enable input. Logic high turns on power switch, IN1-OUT2.	
EN3	-	7	I	Enable input. Logic high turns on power switch, IN2-OUT3.	
EN4	-	8	I	Enable input. Logic high turns on power switch, IN2-OUT4.	
GNDA	1	1		Ground for IN1 switch and circuitry.	
GNDB	5	5		Ground for IN2 switch and circuitry.	
IN1	2	2	I	Input voltage	
IN2	6	6	I	Input voltage	
OC1	16	16	0	Overcurrent. Logic output active low, IN1-OUT1	
OC2	13	13	0	Overcurrent. Logic output active low, IN1-OUT2	
OC3	12	12	0	Overcurrent. Logic output active low, IN2-OUT3	
OC4	9	9	0	Overcurrent. Logic output active low, IN2-OUT4	
OUT1	15	15	0	Power-switch output, IN1-OUT1	
OUT2	14	14	0	Power-switch output, IN1-OUT2	
OUT3	11	11	0	Power-switch output, IN2-OUT3	
OUT4	10	10	0	Power-switch output, IN2-OUT4	



SLVS247 – SEPTEMBER 2000

detailed description

power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m Ω (V_{I(IN)} = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum of 500 mA per switch.

charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

enable (ENx, ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 10 μ A on the single and dual devices (20 μ A on the triple and quad devices) when a logic high is present on ENx (TPS204xA[†]) or a logic low is present on ENx (TPS205xA[†]). A logic zero input on ENx or a logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

overcurrent (OCx)

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

thermal sense

The TPS204xA and TPS205xA implement a dual-threshold thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The (\overline{OCx}) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

[†] Product series designations TPS204x and TPS205x refer to devices presented in this data sheet and not necessarily to other TI devices numbered in this sequence.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _{I(IN)} (see Note 1)	-0.3 V to $6 V$
Output voltage range, VO(OUT) (see Note 1)	$\dots -0.3 \text{ V to V}_{I(IN)} + 0.3 \text{ V}$
Input voltage range, $V_{I(ENx)}$ or $V_{I(ENx)}$	–0.3 V to 6 V
Continuous output current, I _{O(OUT)}	internally limited
Continuous total power dissipation	
Operating virtual junction temperature range, T _J	0°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge (ESD) protection: Human body model MIL-STD-883C	2 kV
Machine model	0.2 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D-8	725 mW	5.9 mW/°C	464 mW	377 mW
D–16	1123 mW	9 mW/°C	719 mW	584 mW

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI(IN)	2.7	5.5	V
Input voltage, VI(EN) or VI(EN)	0	5.5	V
Continuous output current, IO(OUT) (per switch)	0	500	mA
Operating virtual junction temperature, T _J	0	125	°C



electrical characteristics over recommended operating junction temperature range, V_{I(IN)}= 5.5 V, I_O = rated current, $V_{I(EN)} = 0$ V, $V_{I(EN)} = V_{I(IN)}$ (unless otherwise noted)

power switch

				TI	PS204x/	4	TF	PS205x/	1	
	PARAMETER	TEST CO	TEST CONDITIONS [†]		TYP	MAX	MIN	TYP	MAX	UNIT
		$V_{I(IN)} = 5 V,$ $I_{O} = 0.5 A$	T _J = 25°C,		80	100		80	100	
	Static drain-source on-state resistance, 5-V operation	$V_{I(IN)} = 5 V,$ $I_{O} = 0.5 A$	T _J = 85°C,		90	120		90	120	
		$V_{I(IN)} = 5 V,$ $I_{O} = 0.5 A$	T _J = 125°C,		100	135		100	135	mΩ
^r DS(on)		$V_{I(IN)} = 3.3 V,$ $I_{O} = 0.5 A$	TJ = 25°C,		90	125		90	125	
	Static drain-source on-state resistance, 3.3-V operation	$V_{I(IN)} = 3.3 V,$ $I_O = 0.5 A$	TJ = 85°C,		110	145		110	145	
		$V_{I(IN)} = 3.3 V,$ $I_{O} = 0.5 A$	T _J = 125°C,		120	160		120	160	
	Biss time, sutput	$V_{I(IN)} = 5.5 V,$ $C_L = 1 \mu F,$	T _J = 25°C, R _L =10 Ω		2.5			2.5		m o
tr	Rise time, output	$V_{I(IN)} = 2.7 V,$ $C_L = 1 \mu F,$	TJ = 25°C, RL=10 Ω		3			3		ms
		$V_{I(IN)} = 5.5 V,$ $C_L = 1 \mu F,$	T _J = 25°C, RL=10 Ω		4.4			4.4		
tf	Fall time, output	$V_{I(IN)} = 2.7 V,$ $C_L = 1 \mu F,$	TJ = 25°C, RL=10 Ω		2.5			2.5		ms

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

enable input ENx or ENx

	PARAMETER		TEST CONDITIONS	TPS204xA			Т	UNIT		
			TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIH	High-level input v	voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$	2			2			V
V			4.5 V \leq V _{I(IN)} \leq 5.5 V			0.8			0.8	V
VIL	Low-level input v	ollage	$2.7 V \le V_{I(IN)} \le 4.5 V$			0.4			0.4	
	logut ourroat	TPS204xA	$V_{I}(\overline{ENx}) = 0 \ V \text{ or } V_{I}(\overline{ENx}) = V_{I}(IN)$	-0.5		0.5				A
"	Input current	TPS205xA	$V_{I(ENx)} = V_{I(IN)}$ or $V_{I(ENx)} = 0$ V				-0.5		0.5	μA
ton	Turnon time		$C_{L} = 100 \ \mu F, R_{L} = 10 \ \Omega$			20			20	ms
toff	Turnoff time		$C_{L} = 100 \ \mu F, R_{L} = 10 \ \Omega$			40			40	

current limit

	PARAMETER		Т	PS204x	4	Т	PS205x/	A	UNIT
	FARAINETER	TEST CONDITIONS [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
IOS	Short-circuit output current	$V_{I(IN)}$ = 5 V, OUT connected to GND, Device enabled into short circuit	0.7	1	1.3	0.7	1	1.3	А

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(EN)}$ = 0 V, $V_{I(EN)}$ = $V_{I(IN)}$ (unless otherwise noted) (continued)

PARAMETER		TEST CONDITI	ONE	Т	PS2041/	4	T	PS2051	4	UNIT										
PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT										
		_	TJ = 25°C		0.025	1														
Supply current, low-level	No Load	$V_{I}(\overline{EN}) = V_{I}(IN)$	$-40^\circ C \leq T_J \leq 125^\circ C$			10														
output	on OUT	$\lambda (u = v) = 0 \lambda (u = v)$	TJ = 25°C					0.025	1	μA										
		$V_{I(EN)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$						10											
			$T_J = 25^{\circ}C$		85	110														
Supply current,	No Load	$V_{I}(\overline{EN}) = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$		100															
high-level output	on OUT										on OUT							85	110	μA
		$V_{I(EN)} = V_{I(IN)}$	$-40^\circ C \leq T_J \leq 125^\circ C$					100												
	OUT	$V_{I}(\overline{EN}) = V_{I}(IN)$	$-40^\circ C \leq T_J \leq 125^\circ C$		100															
Leakage current	connected to ground	V _{I(EN)} = 0 V	$-40^\circ C \leq T_J \leq 125^\circ C$					100		μA										
	IN = High	$V_{I(EN)} = 0 V$	$T_{\rm H} = 25^{\circ}C$		0.3															
Reverse leakage current	Anna a dana a 🗖	$V_{I(EN)} = V_{I(IN)}$	TJ = 25°C					0.3		μA										

supply current (TPS2041A, TPS2051A)

supply current (TPS2042A, TPS2052A)

PARAMETER		TEST CONDIT		Т	PS2042/	۹	Т	PS2052/	۹.	UNIT								
FARAMETER		TEST CONDIT	10113	MIN	TYP	MAX	MIN	TYP	MAX	UNIT								
			TJ = 25°C		0.025	1												
Supply current, low-level	No Load	$V_{I}(\overline{ENx}) = V_{I}(IN)$	$-40^\circ C \leq T_J \leq 125^\circ C$			10												
output	on OUT		TJ = 25°C					0.025	1	μA								
		$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$						10									
			T _J = 25°C		85	110												
Supply current,	No Load	NO LOAD	No Load	No Load	No Load					$V_{I}(\overline{ENx}) = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$		100					μA
high-level output	on OUT		TJ = 25°C					85	110	μΑ								
		$V_{I(ENx)} = V_{I(IN)}$	$-40^\circ C \leq T_J \leq 125^\circ C$					100										
Leakage current	OUT connected	$V_{I}(\overline{ENx}) = V_{I}(IN)$	$-40^\circ C \leq T_J \leq 125^\circ C$		100					۸								
Leakage current	to ground	$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$					100		μΑ								
Reverse leakage current	IN = high	$V_{I(EN)} = 0 V$	T 25°C		0.3													
Reverse leakage current								0.3		μA								



electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(EN)}$ = 0 V, $V_{I(EN)}$ = $V_{I(IN)}$ (unless otherwise noted) (continued)

supply current (TPS2043A, TPS2053A)

PARAMETER		TEST CONDITIONS					TF	S2053	Α	UNIT
FARAMETER		TEST CONDITION	3	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			TJ = 25°C		0.05	2				
Supply current,	No Load	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$			20				
low-level output	on OUTx	$\lambda = 0 \lambda$	TJ = 25°C					0.05	2	μA
		$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$						20	
			$T_J = 25^{\circ}C$		160	200				
Supply current,	No Load	$V_{I}(\overline{ENx}) = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$		200					
high-level output	on OUTx		T _J = 25°C					160	200	μA
		$V_{I(ENx)} = V_{I(INx)}$	$-40^\circ C \le T_J \le 125^\circ C$					200		
	OUTx connected	$V_{I(ENx)} = V_{I(INx)}$	$-40^\circ C \leq T_J \leq 125^\circ C$		200					
Leakage current	to ground	$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$					200		μA
Reverse leakage	IN = high	$V_{I(ENx)} = 0 V$	$T_{1} = 25^{\circ}C$		0.3					
current	I —	$V_{I(ENx)} = V_{I(IN)}$	T _J = 25°C					0.3		μA

supply current (TPS2044A, TPS2054A)

PARA-		TEST CONDITION	e	TF	PS2044	A	TF	PS2054	A	UNIT
METER		TEST CONDITION	3	MIN	TYP	MAX	MIN	TYP	MAX	
			$T_J = 25^{\circ}C$		0.05	2				
Supply current,	No Load	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$			20				
low-level output	on OUTx	$\lambda = 0 \lambda$	TJ = 25°C					0.05	2	μA
		$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$						20	
			TJ = 25°C		170	220				
Supply current,	No Load	$V_{I}(\overline{ENx}) = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$		200					
high-level output	on OUTx		T _J = 25°C					170	220	μA
		$V_{I(ENx)} = V_{I(INx)}$	$-40^\circ C \leq T_J \leq 125^\circ C$					200		
Lookago ourrent	OUTx connected	$V_{I(ENx)} = V_{I(INx)}$	$-40^\circ C \leq T_J \leq 125^\circ C$		200					
Leakage current	to ground	$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$					200		μA
Reverse leakage	IN = high	$V_{I(EN)} = 0 V$	T.I = 25°C		0.3					
current		$V_{I(EN)} = V_{I(IN)}$	1 J = 25 C					0.3		μA


undervoltage lockout

PARAMETER	TEST CONDITIONS	TF	PS204x	A	TF	PS205x	A	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Low-level input voltage		2		2.5	2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100			100		mV

overcurrent OC

PARAMETER	TEST CONDITIONS	TPS	S204x/	۹	TF	PS205x	A	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Sink current [†]	$V_{O} = 5 V$			10			10	mA
Output low voltage	$I_O = 5 V$, $V_{OL}(OC)$			0.5			0.5	V
Off-state current [†]	$V_{O} = 5 V$, $V_{O} = 3.3 V$			1			1	μΑ


[†] Specified by design, not production tested.



PARAMETER MEASUREMENT INFORMATION




SLVS247 – SEPTEMBER 2000



PARAMETER MEASUREMENT INFORMATION






PARAMETER MEASUREMENT INFORMATION

Figure 11. 1-Ω Load Connected to Enabled Device




SLVS247 – SEPTEMBER 2000

TYPICAL CHARACTERISTICS






SLVS247 - SEPTEMBER 2000



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





APPLICATION INFORMATION




Figure 24. Typical Application (Example, TPS2041A)

power-supply considerations

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 6). The TPS204xA and TPS205xA sense the short and immediately switch into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, very high currents may flow for a short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7). The TPS204xA and TPS205xA are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC response

The $\overline{\text{OC}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. The TPS204xA and TPS205xA family of devices are designed to reduce false overcurrent reporting. An internal overcurrent transient filter eliminates the need for external components to remove unwanted pulses. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low-impedance energy source, also reducing erroneous overcurrent reporting.



SLVS247 – SEPTEMBER 2000

APPLICATION INFORMATION




Figure 25. Typical Circuit for OC Pin (Example, TPS2041A)

power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 18. Using this value, the power dissipation per switch can be calcultaed by:

$$P_{D} = r_{DS(on)} \times I^{2}$$

Depending on which device is being used, multiply this number by the number of switches being used. This step will render the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{P}_{\mathsf{D}} \times \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}} + \mathsf{T}_{\mathsf{A}}$$

Where:

 $\begin{array}{l} T_A = \mbox{Ambient Temperature }^\circ C \\ R_{\theta JA} = \mbox{Thermal resistance SOIC} = 172 ^\circ C/W \mbox{ (for 8 pin), } 111 ^\circ C/W \mbox{ (for 16 pin)} \\ P_D = \mbox{Total power dissipation based on number of switches being used.} \end{array}$

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS204xA and TPS205xA into constant-current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS204xA and TPS205xA implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The \overline{OC} open-drain output is asserted (active low) when overtemperature or overcurrent occurs.



APPLICATION INFORMATION

undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on, with a controlled rise time to reduce EMI and voltage overshoots.

universal serial bus (USB) applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xA and TPS205xA can provide power-distribution solutions for many of these classes of devices.

host/self-powered and bus-powered hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figures 26 and 27). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.





Figure 26. Typical One-Port Solution



SLVS247 - SEPTEMBER 2000



APPLICATION INFORMATION

Figure 27. Typical Four-Port USB Host/Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on powerup, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.



APPLICATION INFORMATION

low-power bus-powered functions and high-power bus-powered functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 28).




Figure 28. High-Power Bus-Powered Function (Example, TPS2041A)

USB power-distribution requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.


- Hosts/self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS204xA and TPS205xA allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-power hubs, as well as the input ports for bus-power functions (see Figures 29 through 32).



SLVS247 - SEPTEMBER 2000

APPLICATION INFORMATION




[†] USB rev 1.1 requires 120 μ F per hub.

Figure 29. Hybrid Self/Bus-Powered Hub Implementation, TPS2041A



SLVS247 - SEPTEMBER 2000

APPLICATION INFORMATION




[†]USB rev 1.1 requires 120 μF per hub.

Figure 30. Hybrid Self/Bus-Powered Hub Implementation, TPS2042A



SLVS247 – SEPTEMBER 2000

APPLICATION INFORMATION




[†] USB rev 1.1 requires 120 μF per hub.

Figure 31. Hybrid Self/Bus-Powered Hub Implementation, TPS2043A



SLVS247 - SEPTEMBER 2000

APPLICATION INFORMATION



[†]USB rev 1.1 requires 120 μF per hub.

Figure 32. Hybrid Self/Bus-Powered Hub Implementation, TPS2044A



APPLICATION INFORMATION

generic hot-plug applications (see Figure 33)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS204xA and TPS205xA, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xA and TPS205xA also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 33. Typical Hot-Plug Implementation (Example, TPS2041A)

By placing the TPS204xA and TPS205xA between the V_{CC} input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.





24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2041AD	(1) NRND	SOIC	D	8	75	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	0 to 85	2041A	
TPS2041ADG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2041A	
TPS2041ADR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2041A	
TPS2041ADRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2041A	
TPS2042AD	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2042A	
TPS2042ADG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2042A	
TPS2042ADR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2042A	
TPS2042ADRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2042A	
TPS2043AD	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2043A	
TPS2043ADG4	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2043A	
TPS2044AD	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2044A	
TPS2044ADG4	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2044A	
TPS2044ADR	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2044A	
TPS2044ADRG4	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2044A	
TPS2051AD	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2051A	
TPS2051ADG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2051A	
TPS2051ADR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2051A	



24-Sep-2015

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2052AD	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2052A	
TPS2052ADG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2052A	
TPS2052ADR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2052A	
TPS2054AD	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2054A	
TPS2054ADG4	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 85	2054A	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Sep-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2044ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2051ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Feb-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2042ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2044ADR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2051ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2052ADR	SOIC	D	8	2500	340.5	338.1	20.6

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated