# 8-Channel, 12-Bit, 65MSPS ADC with Serial LVDS Interface 

## FEATURES

- Maximum Sample Rate: 65MSPS
- 12-Bit Resolution
- No Missing Codes
- Total Power Dissipation:

Internal Reference: 983mW
External Reference: 917 mW

- CMOS Technology
- Simultaneous Sample-and-Hold
- 71.1dBFS SNR at 5MHz IF
- 3.3V Digital/Analog Supply
- Serialized LVDS Outputs
- Integrated Frame and Bit Patterns
- Option to Double LVDS Clock Output Currents
- Four Current Modes for LVDS
- Pin- and Format-Compatible Family
- TQFP-80 PowerPADTM Package


## APPLICATIONS

- Portable Ultrasound Systems
- Tape Drives
- Test Equipment
- Optical Networking


## DESCRIPTION

The ADS5272 is a high-performance, 65MSPS, 8 -channel analog-to-digital converter (ADC). Internal references are provided, simplifying system design requirements. Low power consumption allows for the highest of system integration densities. Serial LVDS (low-voltage differential signaling) outputs reduce the number of interface lines and package size.

RELATED PRODUCTS

| MODEL | RESOLUTION <br> (BITS) | SAMPLE <br> RATE (MSPS) | CHANNELS |
| :---: | :---: | :---: | :---: |
| ADS5270 | 12 | 40 | 8 |
| ADS5271 | 12 | 50 | 8 |
| ADS5273 | 12 | 70 | 8 |
| ADS5277 | 10 | 65 | 8 |

An integrated phase lock loop (PLL) multiplies the incoming ADC sampling clock by a factor of 12. This high-frequency LVDS clock is used in the data serialization and transmission process. The word output of each internal ADC is serialized and transmitted either MSB or LSB first. In addition to the eight data outputs, a bit clock and a word clock are also transmitted. The bit clock is at $6 x$ the speed of the sampling clock, whereas the word clock is at the same speed of the sampling clock.
The ADS5272 provides internal references, or can optionally be driven with external references. Best performance is achieved through the internal reference mode.
The device is available in a TQFP-80 PowerPAD package and is specified over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range.


[^0]This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | PACKAGE-LEAD ${ }^{(2)}$ | PACKAGE <br> DESIGNATOR | SPECIFIED <br> TEMPERATURE <br> RANGE | PACKAGE <br> MARKING | ORDERING <br> NUMBER | TRANSPORT <br> MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5272 | HTQFP-80 | PFP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS5272IPFP | ADS5272IPFP | Tray, 96 |
|  |  |  | ADS5272IPFPT | Tape and Reel, 250 |  |  |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at Www.ti.com.
(2) Thermal pad size: $4.69 \mathrm{~mm} \times 4.69 \mathrm{~mm}(\mathrm{~min}), 6.20 \mathrm{~mm} \times 6.20 \mathrm{~mm}(\mathrm{max})$.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Supply Voltage Range, AVDD | -0.3 V to +3.8 V |
| :--- | ---: |
| Supply Voltage Range, LVDD | -0.3 V to +3.8 V |
| Voltage Between AVSS and LVSS | -0.3 V to +0.3 V |
| Voltage Between AVDD and LVDD | -0.3 V to +0.3 V |
| Voltage Applied to External REF Pins | -0.3 V to +2.4 V |
| All LVDS Data and Clock Outputs | -0.3 V to +2.4 V |
| Analog Input Pins ${ }^{(2)}$ | -0.3 V to min. $[3.3 \mathrm{~V},(\mathrm{AVDD}+0.3 \mathrm{~V})]$ |
| Digital Input Pins, Set 1 (pins 69, 76-78) | -0.3 V to min. $[3.9 \mathrm{~V},(\mathrm{AVDD}+0.3 \mathrm{~V})]^{(3)}$ |
| Digital Input Pins, Set 2 (pins 16, 45) | -0.3 V to min. $[3.9 \mathrm{~V},(\mathrm{LVDD}+0.3 \mathrm{~V})]^{(3)}$ |
| Operating Free-Air Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature, 1.6mm (1/16" from case for 10s) | $+260^{\circ} \mathrm{C}$ |
| Junction Temperature | $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
(2) The dc voltage applied on the input pins should not go below -0.3 V . Also, the dc voltage should be limited to the lower of either 3.3 V or $(A V D D+0.3 V)$. If the input can go higher than +3.3 V , then a resistor greater than or equal to $25 \Omega$ should be added in series with each of the input pins. Also, the duty cycle of the overshoot beyond +3.3 V should be limited. The overshoot duty cycle can be defined either as a percentage of the time of overshoot over a clock period, or over the entire device lifetime. For a peak voltage between +3.3 V and +3.5 V , a duty cycle up to $10 \%$ is acceptable. For a peak voltage between +3.5 V and +3.7 V , the overshoot duty cycle should not exceed $1 \%$. Any overshoot beyond +3.7 V should be restricted to less than $0.1 \%$ duty cycle, and never exceed +3.9 V .
(3) It is recommended that a series resistor of $1 \mathrm{k} \Omega$ or greater be used if the digital input pins are tied to AVDD or LVDD.
www.ti.com
SBAS324C-JUNE 2004-REVISED JANUARY 2009

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | ADS5272 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SUPPLIES AND REFERENCES <br> Analog Supply Voltage, AVDD <br> Output Driver Supply Voltage, LVDD <br> $R E F_{T}$ - External Reference Mode <br> $R E F_{B}$ - External Reference Mode <br> REFCM $=\left(\right.$ REF $_{T}+$ REF $\left._{B}\right) / 2-$ External Reference Mode ${ }^{(1)}$ <br> Reference $=\left(\right.$ REF $_{T}-$ REF $\left.{ }_{B}\right)-$ External Reference Mode <br> Analog Input Common-Mode Range ${ }^{(1)}$ | $\begin{gathered} 3.0 \\ 3.0 \\ 1.825 \\ 0.9 \\ \\ 0.75 \end{gathered}$ | $\begin{gathered} 3.3 \\ 3.3 \\ 1.95 \\ 0.95 \\ \mathrm{~V}_{\mathrm{CM}} \pm 50 \mathrm{mV} \\ 1.0 \\ \mathrm{~V}_{\mathrm{CM}} \pm 50 \mathrm{mV} \end{gathered}$ | $\begin{gathered} 3.6 \\ 3.6 \\ 2.0 \\ 1.075 \\ \\ 1.1 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| CLOCK INPUT AND OUTPUTS <br> ADCLK Input Sample Rate (low-voltage TTL) ADCLK Duty Cycle <br> Low-Level Voltage Clock Input <br> High-Level Voltage Clock Input <br> ADCLK $_{P}$ and ADCLK $_{N}$ Outputs (LVDS) <br> LCLK $_{P}$ and LCLK $_{N}$ Outputs (LVDS) ${ }^{(2)}$ | $\begin{gathered} 20 \\ 45 \\ 2.2 \\ 20 \\ 120 \end{gathered}$ |  | $\begin{gathered} 65 \\ 55 \\ 0.6 \\ \\ 65 \\ 390 \end{gathered}$ | MSPS <br> \% <br> V <br> V <br> MHz <br> MHz |
| Operating Free-Air Temperature, $\mathrm{T}_{\mathrm{A}}$ Thermal Characteristics: $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \end{aligned}$ | -40 | $\begin{gathered} 19.4 \\ 4.2 \end{gathered}$ | +85 | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) These voltages need to be set to $1.45 \mathrm{~V} \pm 50 \mathrm{mV}$ if they are derived independent of $\mathrm{V}_{\mathrm{CM}}$.
(2) $6 \times$ ADCLK.

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, and LVDS buffer current at 3.5 mA per channel, unless otherwise noted. All values are applicable after the device has been reset.

| PARAMETER | TEST CONDITIONS | ADS5272 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| DC ACCURACY |  |  |  |  |  |
| No Missing Codes |  |  | Tested |  |  |
| DNL Differential Nonlinearity | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | -0.95 | $\pm 0.31$ | +1.0 | LSB |
| INL Integral Nonlinearity | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | -2.5 | $\pm 0.41$ | +2.5 | LSB |
| Offset Error ${ }^{(1)}$ |  | -0.75 |  | +0.75 | \%FS |
| Offset Temperature Coefficient |  |  | $\pm 6$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Fixed Attenuation in Channel ${ }^{(2)}$ |  |  | 1.5 |  | \%FS |
| Fixed Attenuation Matching Across Channels |  |  | 0.01 | 0.2 | dB |
| Gain Error/Reference Error ${ }^{(3)}$ | $\mathrm{VREF}_{\mathrm{T}}-\mathrm{VREF}_{\mathrm{B}}$ | -2.5 | $\pm 1.0$ | +2.5 | \%FS |
| Gain Error Temperature Coefficient |  |  | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| POWER REQUIREMENTS ${ }^{(4)}$ |  |  |  |  |  |
| Internal Reference |  |  |  |  |  |
| Power Dissipation | Analog Only (AVDD) |  | 785 | 848 | mW |
|  | Output Driver (LVDD) |  | 198 | 224 | mW |
| Total Power Dissipation |  |  | 983 | 1072 | mW |
| External Reference |  |  |  |  |  |
| Power Dissipation | Analog Only (AVDD) |  | 719 |  | mW |
|  | Output Driver (LVDD) |  | 198 |  | mW |
| Total Power Dissipation |  |  | 917 |  | mW |
| Total Power-Down | Clock Running |  | 94 | 149 | mW |
| REFERENCE VOLTAGES |  |  |  |  |  |
| $\mathrm{VREF}_{\mathrm{T}}$ Reference Top (internal) |  | 1.9 | 1.95 | 2.0 | V |
| $\mathrm{VREF}_{\mathrm{B}}$ Reference Bottom (internal) |  | 0.9 | 0.95 | 1.0 | V |
| $\mathrm{V}_{\mathrm{CM}}$ Common-Mode Voltage |  | 1.4 | 1.45 | 1.5 | V |
| $\mathrm{V}_{\text {CM }}$ Output Current ${ }^{(5)}$ | $\pm 50 \mathrm{mV}$ Change in Voltage |  | $\pm 2.0$ |  | mA |
| $\mathrm{VREF}_{\mathrm{T}}$ Reference Top (external) |  | 1.825 | 1.95 | 2.0 | V |
| $\mathrm{VREF}_{\mathrm{B}}$ Reference Bottom (external) |  | 0.9 | 0.95 | 1.075 | V |
| External Reference Common-Mode |  |  | $\mathrm{M} \pm 50$ |  | V |
| External Reference Input Current ${ }^{(6)}$ |  |  | 1.0 |  | mA |

(1) Offset error is the deviation of the average code from mid-code with -1dBFS sinusoid from ideal mid-code (2048). Offset error is expressed in terms of \% of full-scale.
(2) Fixed attenuation in the channel arises due to a fixed attenuation in the sample-and-hold amplifier. When the differential voltage at the analog input pins are changed from $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$, the swing of the output code is expected to deviate from the full-scale code (4096LSB) by the extent of this fixed attenuation. NOTE: $V_{R E F}$ is defined as $\left(R E F_{T}-R E F_{B}\right)$.
(3) The reference voltages are trimmed at production so that $\left(V R E F_{T}-V R E F_{B}\right)$ is within $\pm 25 \mathrm{mV}$ of the ideal value of 1 V . This specification does not include fixed attenuation.
(4) Supply current can be calculated from dividing the power dissipation by the supply voltage of 3.3V.
(5) $\mathrm{V}_{\mathrm{CM}}$ provides the common-mode current for the inputs of all eight channels when the inputs are ac-coupled. The $\mathrm{V}_{\mathrm{CM}}$ output current specified is the additional drive of the $\mathrm{V}_{\mathrm{CM}}$ buffer if loaded externally.
(6) Average current drawn from the reference pins in the external reference mode.

## ELECTRICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, and LVDS buffer current at 3.5 mA per channel, unless otherwise noted. All values are applicable after the device has been reset.

| PARAMETER | TEST CONDITIONS | ADS5272 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Differential Input Capacitance <br> Analog Input Common-Mode Range Differential Full-Scale Input Voltage Range <br> Voltage Overhead Recovery Time ${ }^{(7)}$ Input Bandwidth | Internal Reference External Reference <br> -3dBFS, $25 \Omega$ Series Resistances |  | $\begin{gathered} 4.0 \\ \mathrm{~V}_{\mathrm{CM}} \pm 50 \\ 2.03 \\ \left(\mathrm{VREF}_{\mathrm{T}}-\mathrm{V}\right. \\ 3.0 \\ 300 \end{gathered}$ |  | pF <br> mV <br> $V_{P P}$ <br> $V_{P P}$ <br> CLK Cycles <br> MHz |
| DIGITAL DATA INPUTS <br> $\mathrm{V}_{\mathrm{IH}}$ High-Level Input Voltage <br> $\mathrm{V}_{\mathrm{IL}}$ Low-Level Input Voltage <br> $\mathrm{C}_{\text {IN }}$ Input Capacitance |  | 2.2 | 3.0 | 0.6 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL DATA OUTPUTS <br> Data Format <br> Data Bit Rate |  | Straight Offset Binary |  |  | Mbps |
| SERIAL INTERFACE <br> SCLK Serial Clock Input Frequency |  |  |  | 20 | MHz |

(7) A differential ON/OFF pulse is applied to the ADC input. The differential amplitude of the pulse in its ON (high) state is twice the full-scale range of the ADC, while the differential amplitude of the pulse in its OFF (low) state is zero. The overload recovery time of the ADC is measured as the time required by the ADC output code to settle within $1 \%$ of full-scale, as measured from its mid-code value when the pulse is switched from ON (high) to OFF (low).

## REFERENCE SELECTION

| MODE | INT/EXT | DESCRIPTION |
| :--- | :---: | :--- |
| Internal Reference; $F S R=2.03 \mathrm{~V}_{\mathrm{PP}}$ | 1 | Default with internal pull-up. |
| External Reference; $\mathrm{FSR}=2.03 \times\left(R E F_{T}-\mathrm{REF}_{\mathrm{B}}\right)$ | 0 | Internal reference is powered down. The common-mode voltage of <br> the external reference should be within 50 mV of $\mathrm{V}_{\mathrm{CM}} . \mathrm{V}_{\mathrm{CM}}$ is <br> derived from the internal bandgap voltage. |

## AC CHARACTERISTICS

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency = maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, and LVDS buffer current at 3.5 mA per channel, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS5272 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| SFDR Spurious-Free Dynamic Range | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | 77 | $\begin{aligned} & 90 \\ & 89 \\ & 87 \\ & 86 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |
| $\mathrm{HD}_{2}$ 2nd-Order Harmonic Distortion | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | 84 | $\begin{aligned} & 99 \\ & 93 \\ & 92 \\ & 86 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |
| $\mathrm{HD}_{3}$ 3rd-Order Harmonic Distortion | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | 77 | $\begin{aligned} & 92 \\ & 89 \\ & 87 \\ & 86 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |
| SNR Signal-to-Noise Ratio | $\begin{aligned} \hline \mathrm{f}_{\mathrm{IN}} & =1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | 69 | $\begin{gathered} \hline 71.2 \\ 71.1 \\ 70.8 \\ 70 \end{gathered}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| SINAD Signal-to-Noise and Distortion | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz} \end{aligned}$ | 68.5 | $\begin{gathered} 71.1 \\ 71 \\ 70.7 \\ 69.9 \end{gathered}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| ENOB Effective Number of Bits | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 11.1 | 11.5 |  | Bits |
| Crosstalk | 5MHz Full-Scale Signal Applied to 7 Channels; Measurement Taken on the Channel with No Input Signal |  | -89 |  | dBc |
| IMD3 Two-Tone, Third-Order Intermodulation Distortion | $\begin{gathered} \mathrm{f}_{1}=9.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ \mathrm{f}_{2}=10.2 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{gathered}$ |  | 96 |  | dBFS |

## LVDS DIGITAL DATA AND CLOCK OUTPUTS

Test conditions at $\mathrm{I}_{\mathrm{O}}=3.5 \mathrm{~mA}, \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=6 \mathrm{pF}$, and $50 \%$ duty cycle. $\mathrm{I}_{0}$ refers to the current setting for the LVDS buffer. R ROAD is the differential load resistance between the differential LVDS pair. CLOAD is the effective single-ended load capacitance between each of the LVDS pins and ground. C LOAD includes the receiver input parasitics as well as the routing parasitics. Measurements are done with a 1 -inch transmission line of $100 \Omega$ characteristic impedance between the device and the load. All LVDS specifications are characterized, but not parametrically tested at production. LCLKOUT refers to ( LCLK $_{P}-$ LCLK $_{N}$ ); ADCLKOUT refers to (ADCLK ${ }_{P}-$ ADCLK $_{N}$ ); DATA OUT refers to $\left(O U T_{P}-\right.$ OUT $_{N}$ ); and ADCLK refers to the input sampling clock.

\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER \& CONDITIONS \& MIN \& TYP \& MAX \& UNITS \\
\hline \begin{tabular}{l}
DC SPECIFICATIONS \({ }^{(1)}\) \\
\(\mathrm{V}_{\mathrm{OH}}\) Output Voltage High, \(\mathrm{OUT}_{\mathrm{P}}\) or \(\mathrm{OUT}_{\mathrm{N}}\) \\
\(\mathrm{V}_{\mathrm{OL}}\) Output Voltage Low, OUT \(_{\mathrm{P}}\) or OUT \(_{\mathrm{N}}\) \\
\(\left|V_{\text {OD }}\right|\) Output Differential Voltage \\
\(V_{\text {OS }}\) Output Offset Voltage \({ }^{(2)}\) \\
\(\mathrm{R}_{\mathrm{O}}\) Output Impedance, Differential \\
\(\mathrm{R}_{\mathrm{O}}\) Output Impedance, Differential \\
\(\mathrm{C}_{\mathrm{O}}\) Output Capacitance \({ }^{(3)}\) \\
\(\left|\Delta V_{O D}\right|\) Change in \(\left|V_{O D}\right|\) Between 0 and 1 \\
\(\Delta V_{\text {Os }}\) Change Between 0 and 1 \\
ISOUT Output Short-Circuit Current \\
ISOUT \(_{\text {NP }}\) Output Current
\end{tabular} \& \begin{tabular}{l}
\(R_{\text {LOAD }}=100 \Omega \pm 1 \%\); See LVDS Timing Diagram, Page 8
\[
\begin{aligned}
\& R_{\text {LOAD }}=100 \Omega \pm 1 \% \\
\& R_{\text {LOAD }}=100 \Omega \pm 1 \%
\end{aligned}
\] \\
\(R_{\text {LOAD }}=100 \Omega \pm 1 \%\); See LVDS Timing Diagram, Page 8 \\
Normal Operation \\
Power-Down
\[
\begin{aligned}
\& R_{\text {LOAD }}=100 \Omega \pm 1 \% \\
\& R_{\text {LOAD }}=100 \Omega \pm 1 \%
\end{aligned}
\] \\
Drivers Shorted to Ground \\
Drivers Shorted Together
\end{tabular} \& \[
\begin{gathered}
1265 \\
940 \\
275 \\
1.1
\end{gathered}
\] \& \[
\begin{gathered}
1365 \\
1040 \\
325 \\
1.2 \\
13 \\
20 \\
4
\end{gathered}
\] \& \[
\begin{gathered}
1465 \\
1140 \\
375 \\
1.3 \\
\\
\\
10 \\
25 \\
40 \\
12
\end{gathered}
\] \& \begin{tabular}{l}
mV \\
mV \\
mV \\
V \\
\(k \Omega\) \\
k \(\Omega\) \\
pF \\
mV \\
mV \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
DRIVER AC SPECIFICATIONS \\
ADCLKOUT Clock Duty Cycle \({ }^{(4)}\) \\
LCLKOUT Duty Cycle \({ }^{(4)}\) \\
Data Setup Time \({ }^{(5)(6)}\) \\
Data Hold Time \({ }^{(6)(7)}\) \\
LVDS Outputs Rise/Fall Time \({ }^{(8)}\) \\
LCLKOUT Rising Edge to ADCLKOUT Rising Edge \({ }^{(9)}\) ADCLKOUT Rising Edge to LCLKOUT Falling Edge \({ }^{(9)}\) ADCLKOUT Rising Edge to DATA OUT Transition \({ }^{(9)}\)
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~mA} \\
\& \mathrm{I}_{\mathrm{O}}=3.5 \mathrm{~mA} \\
\& \mathrm{I}_{\mathrm{O}}=4.5 \mathrm{~mA} \\
\& \mathrm{I}_{\mathrm{O}}=6.0 \mathrm{~mA}
\end{aligned}
\] \& \[
\begin{gathered}
45 \\
40 \\
0.4 \\
0.25 \\
\\
180 \\
\\
\\
0.37 \\
0.37 \\
-0.3
\end{gathered}
\] \& 50
50

400
300
230
180
0.64
0.64

0 \& $$
\begin{gathered}
55 \\
60 \\
\\
500 \\
\\
0.9 \\
0.9 \\
+0.3
\end{gathered}
$$ \&  <br>

\hline
\end{tabular}

(1) The dc specifications refer to the condition where the LVDS outputs are not switching, but are permanently at a valid logic level 0 or 1 .
(2) $\mathrm{V}_{\mathrm{OS}}$ refers to the common-mode of OUTP and OUT ${ }_{\mathrm{N}}$.
(3) Output capacitance inside the device, from either $\mathrm{OUT}_{\mathrm{P}}$ or $\mathrm{OUT}_{\mathrm{N}}$ to ground.
(4) Measured between zero crossings.
(5) DATA OUT (OUT - OUT $_{N}$ ) crossing zero to LCLKOUT (LCLK - LCLK $_{N}$ ) crossing zero.
(6) Data setup and hold time accounts for data-dependent skews, channel-to-channel mismatches, as well as effects of clock jitter within the device.
(7) LCLKOUT crossing zero to DATA OUT crossing zero.
(8) Measured from -100 mV to +100 mV on the differential output for rise time, and +100 mV to -100 mV for fall time.
(9) Measured between zero crossings.

## SWITCHING CHARACTERISTICS

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, AVDD $=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}$, internal voltage reference, and LVDS buffer current at 3.5 mA per channel, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |
| $t_{\text {SAMPLE }}$ |  | 15.4 |  | 50 | ns |
| $t_{D}(\mathrm{~A})$ Aperture Delay ${ }^{(1)}$ |  | 2 | 4 | 6.5 | ns |
| Aperture Jitter (uncertainty) |  |  | 1 |  | ps |
| $\mathrm{t}_{\mathrm{D}}$ (pipeline) Latency |  |  | 6.5 |  | Cycles |
| $\mathrm{t}_{\text {PROP }}$ Propagation Delay ${ }^{(2)}$ |  | 3 | 4.8 | 6.5 | ns |

(1) Rising edge of ADCLK to actual instant when data is sampled within the ADC.
(2) Falling edge of ADCLK to zero-crossing of rising edge of ADCLKOUT.

## LVDS TIMING DIAGRAM (PER ADC CHANNEL)



RECOMMENDED POWER-UP SEQUENCING AND RESET TIMING


## POWER-DOWN TIMING

NOTE: The shown power-up time is based on 1 $\mu \mathrm{F}$ bypass capacitors on the reference pins.

## SERIAL INTERFACE TIMING



| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Serial CLK Period | 50 |  |  | ns |
| $\mathrm{t}_{2}$ | Serial SLK High Time | 20 |  |  | ns |
| $\mathrm{t}_{3}$ | Serial CLK Low Time | 20 |  | ns |  |
| $\mathrm{t}_{4}$ | Data Setup Time | 5 |  |  | ns |
| $\mathrm{t}_{5}$ | Data Hold Time | 5 |  | ns |  |
| $\mathrm{t}_{6}$ | $\overline{\text { CS Fall to SCLK Rise }}$ | 8 |  | ns |  |
| $\mathrm{t}_{7}$ | SCLK Rise to $\overline{\text { CS Rise }}$ | 8 |  |  | ns |

SERIAL INTERFACE REGISTERS

| ADDRESS |  |  |  | DATA |  |  |  | DESCRIPTION | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | LVDS BUFFERS (Register 0) <br> Normal ADC Output <br> Deskew Pattern <br> Sync Pattern <br> Custom Pattern <br> Output Current in LVDS $=3.5 \mathrm{~mA}$ <br> Output Current in LVDS $=2.5 \mathrm{~mA}$ <br> Output Current in LVDS $=4.5 \mathrm{~mA}$ <br> Output Current in LVDS $=6.0 \mathrm{~mA}$ | All Data Outputs (default after reset) <br> See Test Patterns <br> (default after reset) |
| 0 | 0 | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | CLOCK CURRENT (Register 1) <br> Default LVDS Clock Output Current 2X LVDS Clock Output Current ${ }^{(1)}$ | $\begin{gathered} \text { lout }^{\text {}}=3.5 \mathrm{~mA}(\text { default }) \\ \text { I }_{\text {OUT }}=7.0 \mathrm{~mA} \end{gathered}$ |
| 0 | 0 | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | LSB/MSB MODE (Register 1) <br> LSB First Mode <br> MSB First Mode | (default after reset) |
| 0 | 0 | 1 | 0 | X | X | X | X | POWER-DOWN ADC CHANNELS <br> (Register 2) <br> Power-Down Channels 1 to 4; D3 is for Channel 4 and D0 for Channel 1 | Example: 1010 Powers Down Channels 4 and 2 and Keeps Channels 1 and 3 Active |
| 0 | 0 | 1 | 1 | X | X | X | X | POWER-DOWN ADC CHANNELS (Register 3) <br> Power-Down Channels 5 to 8 ; D3 is for Channel 8 and DO for Channel 5 |  |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { D3 } \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { D2 } \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { D1 } \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \mathrm{X} \\ \mathrm{X} \\ \mathrm{X} \end{gathered}$ | CUSTOM PATTERN (Registers 4-6) <br> Bits for Custom Pattern | See Test Patterns |

(1) Output current drive for the two clock LVDS buffers (LCLK $P_{P}$ and LCLK $_{N}$ and ADCLK $_{P}$ and ADCLK $_{N}$ ) is double the output current setting programmed in register 0 . The current drive of the data buffers remains the same as the setting in register 0 .

## TEST PATTERNS

| Serial Output ${ }^{(1)}$ | LSB |  |  |  |  |  |  |  |  |  |  | MSB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Output $^{(2)}$ | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 |
| Deskew Pattern | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| Sync Pattern | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| Custom Pattern ${ }^{(3)}$ | D0(4) | $\mathrm{D} 1(4)$ | $\mathrm{D} 2(4)$ | $\mathrm{D} 3(4)$ | $\mathrm{D} 0(5)$ | $\mathrm{D} 1(5)$ | $\mathrm{D} 2(5)$ | $\mathrm{D} 3(5)$ | $\mathrm{D} 0(6)$ | $\mathrm{D} 1(6)$ | $\mathrm{D} 2(6)$ | $\mathrm{D} 3(6)$ |

(1) The serial output stream comes out LSB first by default.
(2) D11...D0 represent the 12 output bits from the ADC.
(3) $\mathrm{D} 0(4)$ represents the content of bit D 0 of register $4, \mathrm{D} 3(6)$ represents the content of bit D 3 of register 6 , etc.

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| NAME | PIN \# | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| ADCLK | 71 | I | Data Converter Clock Input |
| $\mathrm{ADCLK}_{N}$ | 42 | 0 | Negative LVDS ADC Clock Output |
| $\mathrm{ADCLK}_{P}$ | 41 | 0 | Positive LVDS ADC Clock Output |
| AVDD | 1, 7, 14, 47, 54, 60, 63, 70, 75 | 1 | Analog Power Supply |
| AVSS | $4,8,11,50,53,57,61,62,68,72-74,79,80$ | 1 | Analog Ground |
| $\overline{\mathrm{CS}}$ | 76 | 1 | Chip Select; $0=$ Select, 1 = No Select |
| LVDD | 25, 35 | 1 | LVDS Power Supply |
| LVSS | 15, 17, 18, 26, $36,43,44,46$ | I | LVDS Ground |
| $\mathrm{IN1}_{\mathrm{N}}$ | 3 | 1 | Channel 1 Differential Analog Input Low |
| IN1 ${ }_{\text {P }}$ | 2 | 1 | Channel 1 Differential Analog Input High |
| $\mathrm{IN} 2_{\text {N }}$ | 6 | 1 | Channel 2 Differential Analog Input Low |
| $\mathrm{IN} \mathrm{P}_{\mathrm{P}}$ | 5 | 1 | Channel 2 Differential Analog Input High |
| $\mathrm{IN3}_{\mathrm{N}}$ | 10 | 1 | Channel 3 Differential Analog Input Low |
| $\mathrm{IN3}_{\text {P }}$ | 9 | 1 | Channel 3 Differential Analog Input High |
| $\mathrm{IN} 4_{\mathrm{N}}$ | 13 | 1 | Channel 4 Differential Analog Input Low |
| IN4 ${ }_{P}$ | 12 | 1 | Channel 4 Differential Analog Input High |
| $\mathrm{IN5}_{\mathrm{N}}$ | 49 | 1 | Channel 5 Differential Analog Input Low |
| IN5 ${ }_{\text {P }}$ | 48 | 1 | Channel 5 Differential Analog Input High |
| $\mathrm{IN6}_{\mathrm{N}}$ | 52 | 1 | Channel 6 Differential Analog Input Low |
| IN6 ${ }_{\text {P }}$ | 51 | I | Channel 6 Differential Analog Input High |
| $\underline{N 7} 7_{N}$ | 56 | 1 | Channel 7 Differential Analog Input Low |
| IN7 ${ }_{\text {P }}$ | 55 | 1 | Channel 7 Differential Analog Input High |
| $\mathrm{IN}_{\mathrm{N}}$ | 59 | 1 | Channel 8 Differential Analog Input Low |
| $\mathrm{INB}_{\mathrm{P}}$ | 58 | 1 | Channel 8 Differential Analog Input High |
| INT/EXT | 69 | 1 | Internal/External Reference Select; $0=$ External, 1 = Internal. Weak pull-up to supply. |
| $\mathrm{I}_{\text {SET }}$ | 64 | 1/O | Bias Current Setting Resistor of $56.2 \mathrm{k} \Omega$ to Ground |
| LCLK $_{\text {N }}$ | 20 | 0 | Negative LVDS Clock |
| LCLK $_{\text {P }}$ | 19 | 0 | Positive LVDS Clock |
| OUT1 ${ }_{\text {N }}$ | 22 | 0 | Channel 1 Negative LVDS Data Output |
| OUT1 ${ }_{\text {P }}$ | 21 | 0 | Channel 1 Positive LVDS Data Output |
| OUT2 $_{\text {N }}$ | 24 | 0 | Channel 2 Negative LVDS Data Output |
| OUT2 $_{\text {P }}$ | 23 | 0 | Channel 2 Positive LVDS Data Output |
| OUT3 $_{\text {N }}$ | 28 | 0 | Channel 3 Negative LVDS Data Output |
| OUT3 $_{\text {P }}$ | 27 | 0 | Channel 3 Positive LVDS Data Output |
| OUT4 ${ }_{\text {N }}$ | 30 | 0 | Channel 4 Negative LVDS Data Output |
| OUT4P | 29 | 0 | Channel 4 Positive LVDS Data Output |
| OUT5 $_{\text {N }}$ | 32 | 0 | Channel 5 Negative LVDS Data Output |
| OUT5 ${ }_{\text {P }}$ | 31 | 0 | Channel 5 Positive LVDS Data Output |
| OUT6 ${ }_{\text {N }}$ | 34 | 0 | Channel 6 Negative LVDS Data Output |
| OUT6P | 33 | 0 | Channel 6 Positive LVDS Data Output |
| OUT7 $_{\text {N }}$ | 38 | 0 | Channel 7 Negative LVDS Data Output |
| OUT7 $_{\text {P }}$ | 37 | 0 | Channel 7 Positive LVDS Data Output |
| OUT8 ${ }_{\text {N }}$ | 40 | 0 | Channel 8 Negative LVDS Data Output |
| OUT8P | 39 | O | Channel 8 Positive LVDS Data Output |
| PD | 16 | 1 | Power-Down; $0=$ Normal, 1 = Power-Down. Weak pull-down to ground. |
| $\mathrm{REF}_{\mathrm{B}}$ | 66 | I/O | Reference Bottom Voltage ( $2 \Omega$ resistor in series with a capacitor $\geq 0.1 \mu \mathrm{~F}$ capacitor to ground) |
| $\mathrm{REF}_{\text {T }}$ | 67 | 1/O | Reference Top Voltage ( $2 \Omega$ resistor in series with a capacitor $\geq 0.1 \mu \mathrm{~F}$ capacitor to ground) |
| $\overline{\text { RESET }}$ | 45 | 1 | Reset to Default; $0=$ Reset, $1=$ Normal. Weak pull-down to ground. |
| SCLK | 78 | 1 | Serial Data Clock |
| SDA | 77 | 1 | Serial Data input |
| $\mathrm{V}_{\mathrm{CM}}$ | 65 | 0 | Common-Mode Output Voltage |

## DEFINITION OF SPECIFICATIONS

## Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB .

## Aperture Delay

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

## Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

## Clock Duty Cycle

Pulse width high is the minimum amount of time that the ADCLK pulse should be left in logic ' 1 ' state to achieve rated performance. Pulse width low is the minimum time that the ADCLK pulse should be left in a low state (logic ' 0 '). At a given clock rate, these specifications define an acceptable clock duty cycle.

## Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation of any single LSB transition at the digital output from an ideal 1 LSB step at the analog input. If a device claims to have no missing codes, it means that all possible codes (for a 12-bit converter, 4096 codes) are present over the full operating range.

## Effective Number of Bits (ENOB)

The ENOB is a measure of converter performance as compared to the theoretical limit based on quantization noise.
ENOB $=\frac{\text { SINAD }-1.76}{6.02}$

## Integral Nonlinearity (INL)

INL is the deviation of the transfer function from a reference line measured in fractions of 1 LSB using a best straight line or best fit determined by a least square curve fit. INL is independent from effects of offset, gain or quantization errors.

## Maximum Conversion Rate

The encode rate at which parametric testing is performed. This is the maximum sampling rate where certified operation is given.

## Minimum Conversion Rate

This is the minimum sampling rate where the ADC still works.

## Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental $\left(\mathrm{P}_{\mathrm{S}}\right)$ to the power of all the other spectral components including noise ( $\mathrm{P}_{\mathrm{N}}$ ) and distortion ( $\mathrm{P}_{\mathrm{D}}$ ), but not including dc.
SINAD $=10 \log _{10} \frac{P_{S}}{P_{N}+P_{D}}$
SINAD is either given in units of dBc ( dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental ( $\mathrm{P}_{\mathrm{S}}$ ) to the noise floor power $\left(\mathrm{P}_{\mathrm{N}}\right)$, excluding the power at dc and the first eight harmonics.
$S N R=10 \log _{10} \frac{P_{S}}{P_{N}}$
SNR is either given in units of dBc ( dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.

## Spurious-Free Dynamic Range

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

## Two-Tone, Third-Order Intermodulation Distortion

Two-tone IMD3 is the ratio of power of the fundamental (at frequencies $f_{1}$ and $f_{2}$ ) to the power of the worst spectral component of third-order intermodulation distortion at either frequency $2 \mathrm{f}_{1}-\mathrm{f}_{2}$ or $2 f_{2}-f_{1}$. IMD3 is either given in units of $d B c(d B$ to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.

## TYPICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency = maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16kFFT, and 8 averages, unless otherwise noted.


Figure 1.


Figure 3.


Figure 5.


Figure 2.


Figure 4.


Figure 6.

InSTRUMENTS

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\text {SET }}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16 kFFT , and 8 averages, unless otherwise noted.


Figure 7.


Figure 9.


Figure 11.

INTEGRAL NONLINEARITY


Figure 8.


Figure 10.


Figure 12.

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16 kFFT , and 8 averages, unless otherwise noted.


Figure 13.


Figure 15.


Figure 17.


Figure 14.


Figure 16.


Figure 18.

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}$, $\mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16kFFT, and 8 averages, unless otherwise noted.


Figure 19.


Figure 21.


Figure 23.


Figure 20.


Figure 22.


Figure 24.

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\text {SET }}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16kFFT, and 8 averages, unless otherwise noted.


Figure 25.
SINAD vs SAMPLE RATE


Figure 27.
CURRENT vs SAMPLE RATE


Figure 29.


Figure 26.


Figure 28.
TOTAL POWER vs SAMPLE RATE


Figure 30.

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, clock frequency $=$ maximum specified, $50 \%$ clock duty cycle, $\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V},-1 \mathrm{dBFS}, \mathrm{I}_{\mathrm{SET}}=56.2 \mathrm{k} \Omega$, internal voltage reference, LVDS buffer current at 3.5 mA per channel, 16kFFT, and 8 averages, unless otherwise noted.


Figure 31.


Figure 32.


Figure 33.

## THEORY OF OPERATION

## OVERVIEW

The ADS5272 is an 8 -channel, high-speed, CMOS ADC. It consists of a high-performance sample-and-hold circuit at the input, followed by a 12-bit ADC. The 12 bits given out by each channel are serialized and sent out on a single pair of pins in LVDS format. All eight channels of the ADS5272 operate from a single clock referred to as ADCLK. The sampling clocks for each of the eight channels are generated from the input clock using a carefully matched clock buffer tree. The $12 x$ clock required for the serializer is generated internally from ADCLK using a phase lock loop (PLL). A $6 x$ and a $1 x$ clock are also output in LVDS format along with the data to enable easy data capture. The ADS5272 operates from internally generated reference voltages that are trimmed to ensure matching across multiple devices on a board. This feature eliminates the need for external routing of reference lines and also improves matching of the gain across devices. The nominal values of $R E F_{T}$ and $R E F_{B}$ are 1.95 V and 0.95 V , respectively. These values imply that a differential input of -1 V corresponds to the zero code of the ADC, and a differential input of +1 V corresponds to the full-scale code (4095 LSB). $\mathrm{V}_{\mathrm{CM}}$ (common-mode voltage of $\mathrm{REF}_{\mathrm{T}}$ and $\mathrm{REF}_{\mathrm{B}}$ ) is also made available externally through a pin, and is nominally 1.45 V .
The ADC employs a pipelined converter architecture consisting of a combination of multi-bit and single-bit internal stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 12 -bit level. The pipeline architecture results in a data latency of 6.5 clock cycles.
The output of the ADC goes to a serializer that operates from a $12 x$ clock generated by the PLL. The 12 data bits from each channel are serialized and sent LSB first. In addition to serializing the data, the serializer also generates a 1 x clock and a 6 x clock. These clocks are generated in the same way the serialized data is generated, so these clocks maintain perfect synchronization with the data. The data and clock outputs of the serializer are buffered externally using LVDS buffers. Using LVDS buffers to transmit
data externally has multiple advantages, such as a reduced number of output pins (saving routing space on the board), reduced power consumption, and reduced effects of digital noise coupling to the analog circuit inside the ADS5272.
The ADS5272 operates from two sets of supplies and grounds. The analog supply/ground set is denoted as AVDD/AVSS, while the digital set is denoted by LVDD/LVSS.

## DRIVING THE ANALOG INPUTS

The analog input biasing is shown in Figure 34. The inputs are biased internally using two $600 \Omega$ resistors to enable ac-coupling. A resistor greater than $20 \Omega$ is recommended in series with each input pin.
A 4 pF sampling capacitor is used to sample the inputs. The choice of the external ac-coupling capacitor is dictated by the attenuation at the lowest desired input frequency of operation. The attenuation resulting from using a 10 nF ac-coupling capacitor is 0.04\%.


Figure 34. Analog Input Bias Circuitry
If the input is dc-coupled, then the output common-mode voltage of the circuit driving the ADS5272 should match the $\mathrm{V}_{\mathrm{CM}}$ (which is provided as an output pin) to within $\pm 50 \mathrm{mV}$. It is recommended that the output common-mode of the driving circuit be derived from $\mathrm{V}_{\mathrm{CM}}$ provided by the device.

Figure 35 shows a detailed RLC model of the sample-and-hold circuit. The circuit operates in two phases. In the sample phase, the input is sampled on two capacitors that are nominally 4 pF . The sampling circuit consists of a low-pass RC filter at the input to filter out noise components that might be differentially coupled on the input pins. The next phase is the hold phase wherein the voltage sampled on the capacitors is transferred (using the amplifier) to a subsequent pipeline ADC stage.

## INPUT OVER-VOLTAGE RECOVERY

The differential full-scale range supported by the ADS5272 is nominally 2.03 V . The ADS5272 is specially designed to handle an over-voltage condition where the differential peak-to-peak voltage can exceed up to twice the ADC full-scale range. If the input common-mode is not considerably off from $\mathrm{V}_{\mathrm{CM}}$ during overload (less than 300 mV around the nominal value of 1.45 V ), recovery from an
over-voltage pulse input of twice the amplitude of a full-scale pulse is expected to be within three clock cycles when the input switches from overload to zero signal. All of the amplifiers in the SHA and ADC are specially designed for excellent recovery from an overload signal.

In most applications, the ADC inputs are driven with differential sinusoidal inputs. While the pulse-type signal remains at peak overload conditions throughout its HIGH state, the sinusoid signal only attains peak overload intermittently, at its minima and maxima. This condition is much less severe for the ADC input and the recovery of the ADC output (to $1 \%$ of full-scale around the expected code). This typically happens within the second clock when the input is driven with a sinusoid of amplitude equal to twice that of the ADC differential full-scale range.


Figure 35. Overall Structure of the Sample-and-Hold Circuit

## REFERENCE CIRCUIT DESIGN

The digital beam-forming algorithm relies heavily on gain matching across all receiver channels. A typical system would have about 12 octal ADCs on the board. In such a case, it is critical to ensure that the gain is matched, essentially requiring the reference voltages seen by all the ADCs to be the same. Matching references within the eight channels of a chip is done by using a single internal reference voltage buffer. Trimming the reference voltages on each chip during production ensures the reference voltages are well matched across different chips.
All bias currents required for the internal operation of the device are set using an external resistor to ground at pin $\mathrm{I}_{\mathrm{SET}}$. Using a $56.2 \mathrm{k} \Omega$ resistor on $\mathrm{I}_{\mathrm{SET}}$ generates an internal reference current of $20 \mu \mathrm{~A}$. This current is mirrored internally to generate the bias current for the internal blocks. Using a larger external resistor at $I_{\text {SET }}$ reduces the reference bias current and thereby scales down the device operating power. However, it is recommended that the external resistor be within $10 \%$ of the specified value of $56.2 \mathrm{k} \Omega$ so that the internal bias margins for the various blocks are proper.
Buffering the internal bandgap voltage also generates a voltage called $V_{C M}$, which is set to the midlevel of $R E F_{T}$ and $R E F_{B}$, and is accessible on a pin. It is meant as a reference voltage to derive the input common-mode in case the input is directly coupled. It can also be used to derive the reference common-mode voltage in the external reference mode.
When using the internal reference mode, a $2 \Omega$ resistor should be added between the reference pins ( $\mathrm{REF}_{\mathrm{T}}$ and $R E F_{B}$ ) and the decoupling capacitor, as shown in Figure 36. If the device is used in the external reference mode, this $2 \Omega$ resistor is not required.


Figure 36. Internal Reference Mode
The device also supports the use of external
reference voltages. This mode involves forcing $\mathrm{REF}_{T}$ and $\mathrm{REF}_{\mathrm{B}}$ externally. In this mode, the internal reference buffer is tri-stated. Since the switching current for the eight ADCs come from the externally forced references, it is possible for the performance to be slightly less than when the internal references are used. It should be noted that in this mode, $\mathrm{V}_{\mathrm{CM}}$ and $I_{\text {SET }}$ continue to be generated from the internal bandgap voltage, as in the internal reference mode. It is therefore important to ensure that the common-mode voltage of the externally forced reference voltages matches to within 50 mV of $\mathrm{V}_{\mathrm{CM}}$. The state of the reference voltages during various combinations of PD and INT/EXT is shown in Table 1.

Table 1. State of Reference Voltages for Various Combinations of PD and INT/EXT

| $\mathbf{P D}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I N T} / \mathbf{E X T}^{\mathbf{E}}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathrm{REF}_{\mathrm{T}}$ | Tri-State | 1.95 V | Tri-State | Tri-State |
| $\mathrm{REF}_{\mathrm{B}}$ | Tri-State | 0.95 V | Tri-State | Tri-State |
| $\mathrm{V}_{\mathrm{CM}}$ | 1.45 V | 1.45 V | Tri-State $^{(1)}$ | Tri-State $^{(1)}$ |

(1) Weak pull-down (approximately $5 \mathrm{k} \Omega$ ) to ground.

## CLOCKING

The eight channels on the chip operate from a single ADCLK input. To ensure that the aperture delay and jitter are same for all the channels, a clock tree network is used to generate individual sampling clocks to each channel. The clock paths for all the channels are matched from the source point all the way to the sample-and-hold amplifier. This ensures that the performance and timing for all the channels are identical. The use of the clock tree for matching introduces an aperture delay, which is defined as the delay between the rising edge of ADCLK and the actual instant of sampling. The aperture delays for all the channels are matched to the best possible extent. However, a mismatch of $\pm 20$ ps ( $\pm 3 \sigma$ ) could exist between the aperture instants of the eight ADCs within the same chip. However, the aperture delays of ADCs across two different chips can be several hundred picoseconds apart. Another critical specification is the aperture jitter that is defined as the uncertainty of the sampling instant. The gates in the clock path are designed to provide an rms jitter of approximately 1 ps.
Ideally, the input ADCLK should have a $50 \%$ duty cycle. However, while routing ADCLK to different components onboard, the duty cycle of the ADCLK reaching the ADS5272 could deviate from $50 \%$. A smaller (or larger) duty cycle reduces the time available for sample or hold phases of each circuit, and is therefore not optimal. For this reason, the internal PLL is used to generate an internal clock that
has $50 \%$ duty cycle. The input sampling instant, however, is determined by the rising edge of the external clock and is not affected by jitter in the PLL. In addition to generating a $50 \%$ duty cycle clock for the ADC, the PLL also generates a $12 x$ clock that is used by the serializer to convert the parallel data from the ADC to a serial stream of bits.
The use of the PLL automatically dictates the minimum sample rate to be about 20MSPS. The PLL also requires the input clock to be free-running. If the input clock is momentarily stopped (for a duration of less than 300 ns ) then the PLL would require approximately $10 \mu \mathrm{~s}$ to lock back to the input clock frequency.

## LVDS BUFFERS

The LVDS buffer has two current sources, as shown in Figure 37. OUT $_{P}$ and OUT $_{N}$ are loaded externally by a resistive load that is ideally about $100 \Omega$. Depending on whether the data is 0 or 1 , the currents are directed in one direction or the other through the resistor. The LVDS buffer has four current settings. The default current setting is 3.5 mA , and provides a differential drop of about $\pm 350 \mathrm{mV}$ across the $100 \Omega$ resistor.
The single-ended output impedance of the LVDS drivers is very high because they are current-source driven. If there are excessive reflections from the receiver, it might be necessary to place a $100 \Omega$ termination resistor across the outputs of the LVDS drivers to minimize the effect of reflections. In such a situation, the output current of the LVDS drivers can be increased to regain the output swing.


Figure 37. LVDS Buffer
The LVDS buffer receives data from a serializer that
takes the output data from each channel and serializes it into a single data stream. For a clock frequency of 65 MHz , the data rate output of the serializer is 780 Mbps . The data comes out LSB first, with a register programmability that allows it to revert to MSB first. The serializer also transmits a 1x clock and a $6 x$ clock. The $6 x$ clock (denoted as $\mathrm{LCLK}_{\mathrm{p}} / \mathrm{LCLK}_{\mathrm{N}}$ ) is meant to synchronize the capture of the LVDS data.

Deskew mode can be enabled as well, using a register setting. This mode gives out a data stream of alternate 0 s and 1 s and can be used determine the relative delay between the $6 x$ clock and the output data for optimum capture. A $1 x$ clock is also generated by the serializer and transmitted through the LVDS buffer. The $1 x$ clock (referred to as $\mathrm{ADCLK}_{\mathrm{P}} / \mathrm{ADCLK}_{N}$ ) is used to determine the start of the 12-bit data frame. Sync mode (enabled through a register setting) gives out a data of six 0 s followed by six 1 s . Using this mode, the 1 x clock can be used to determine the start of the data frame. In addition to the deskew mode pattern and the sync mode pattern, a custom pattern can be defined by the user and output from the LVDS buffer. The LVDS buffers are tri-stated in the power-down mode. The LVDS outputs are weakly forced to 1.2 V through $10 \mathrm{k} \Omega$ resistors (from each output pin to 1.2 V ).

## NOISE COUPLING ISSUES

High-speed mixed signals are sensitive to various types of noise coupling. One of the main sources of noise is the switching noise from the serializer and the output buffers. Maximum care is taken to isolate these noise sources from the sensitive analog blocks. As a starting point, the analog and digital domains of the chip are clearly demarcated. AVDD and AVSS are used to denote the supplies for the analog sections, while LVDD and LVSS are used to denote the digital supplies. Care is taken to ensure that there is minimal interaction between the supply sets within the device. The extent of noise coupled and transmitted from the digital to the analog sections depends on the following:

1. The effective inductances of each of the supply/ground sets.
2. The isolation between the digital and analog supply/ground sets.
Smaller effective inductance of the supply/ground pins leads to better suppression of the noise. For this reason, multiple pins are used to drive each supply/ground. It is also critical to ensure that the impedances of the supply and ground lines on board are kept to the minimum possible values. Use of ground planes in the board as well as large decoupling capacitors between the supply and ground lines are necessary to get the best possible SNR from the device.

It is recommended that the isolation be maintained on board by using separate supplies to drive AVDD and LVDD, as well as separate ground planes for AVSS and LVSS.

The use of LVDS buffers reduces the injected noise considerably, compared to CMOS buffers. The current in the LVDS buffer is independent of the direction of switching. Also, the low output swing as well as the differential nature of the LVDS buffer results in low-noise coupling.

## POWER-DOWN MODE

The ADS5272 has a power-down pin, referred to as PD. Pulling PD high causes the device to enter the power-down mode. In this mode, the reference and clock circuitry, as well as all the channels, are powered down. Device power consumption drops to less than 100 mW in this mode. In power-down mode, the internal buffers driving $R E F_{T}$ and $R E F_{B}$ are tri-stated and their outputs are forced to a voltage roughly equal to half of the voltage on AVDD. Speed of recovery from power-down mode depends on the value of the external capacitance on the $\mathrm{REF}_{\mathrm{T}}$ and $R E F_{B}$ pins. For capacitances on $R E F_{T}$ and $R E F_{B}$ less than $1 \mu \mathrm{~F}$, the reference voltages settle to within $1 \%$ of their steady-state values in less than $500 \mu \mathrm{~s}$. Individual channels can also be selectively powered down by programming registers.
The ADS5272 also has an internal circuit that monitors the state of stopped clocks. If ADCLK is stopped for longer than 300 ns (or if it runs at a speed less than 3 MHz ), this monitoring circuit generates a logic signal that puts the device in a partial power-down state. As a result, the power consumption of the device is reduced when ADCLK is stopped. The recovery from such a partial power-down takes ap- proximately $100 \mu \mathrm{~s}$; this is described in Table 2.

## RESET

After the supplies have stabilized, it is necessary to give the device an active RESET pulse. This results in all internal registers resetting to their default value of 0 (inactive). Without a reset, it is possible that some registers may be in their non-default state on power-up. This may cause the device to malfunction. When a reset is active, the device outputs ' 0 ' code on all channels. However, the LVDS output clocks are unaffected by reset.

## LAYOUT OF PCB WITH PowerPAD THERMALLY-ENHANCED PACKAGES

The ADS5272 is housed in an 80-lead PowerPAD thermally-enhanced package. To make optimum use of the thermal efficiencies designed into the PowerPAD package, the printed circuit board (PCB) must be designed with this technology in mind. Please refer to SLMA004 PowerPAD brief PowerPAD Made Easy (refer to our web site at www.ti.com), which addresses the specific considerations required when integrating a PowerPAD package into a PCB design. For more detailed information, including thermal modeling and repair procedures, please see the technical brief SLMA002, PowerPAD Thermally-Enhanced Package (www.ti.com).

Interfacing High-Speed LVDS Outputs (SBOA104), an application report discussing the design of a simple deserializer that can deserialize LVDS outputs up to 840 Mbps , can also be found on the TI web site (www.ti.com).

## CONNECTING HIGH-SPEED, MULTI-CHANNEL ADCs TO XILINX FPGAs

A separate application note (XAPP774) describing how to connect TI's high-speed, multi-channel ADCs with serial LVDS outputs to Xilinx FPGAs can be downloaded directly from the Xilinx web site (http://www.xilinx.com).

Table 2. Time Constraints Associated with Device Recovery from Power-Down and Clock Stoppage

| DESCRIPTION | TYP | REMARKS |
| :--- | :---: | :--- |
| Recovery from power-down mode (PD $=1$ to PD $=0$ ). | $500 \mu \mathrm{~s}$ | Capacitors on REF $_{\mathrm{T}}$ and REF $_{\mathrm{B}}$ less than $1 \mu \mathrm{~F}$. |
| Recovery from momentary clock stoppage ( < 300 ns ). | $10 \mu \mathrm{~s}$ |  |
| Recovery from extended clock stoppage ( $>300 \mathrm{~ns}$ ). | $100 \mu \mathrm{~s}$ |  |

## Revision History

Changes from Revision B (September 2005) to Revision C Page

- Updated Absolute Maximum Ratings table: added entries for Digital Input Pins, Set 1 and Set 2 and added footnote $3 \ldots .2$


## Changes from Revision A (August 2005) to Revision B <br> Page

- Changed title to spell out ADC to match rest of family. $\qquad$
- Changed Synch to Bit in 10th bullet of Features section.............................................................................................. 1
- Deleted parallel from first paragraph of Description section..................................................................................... 1
- Changed front page figure................................................................................................................................... 1
- Changed unit values in Lead Temperature and Storage Temperature rows of Absolute Maximum table......................... 2
- Deleted condition value of $\mathrm{C}_{0}$ row in LVDS table.................................................................................................... 7
- Deleted Figure 27 (SNR vs Sample Rate)............................................................................................................ 18
- Changed 2.Ops to 20ps and added ( $\pm 3 \sigma$ ) to seventh sentence of first paragraph of Clocking section in Theory of Operation.


## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5272IPFP | ACTIVE | HTQFP | PFP | 80 | 96 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS5272IPFP | Samples |
| ADS5272IPFPT | ACTIVE | HTQFP | PFP | 80 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS5272IPFP | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

[^1]
## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> (iameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5272IPFPT | HTQFP | PFP | 80 | 250 | 180.0 | 24.4 | 15.0 | 15.0 | 1.5 | 20.0 | 24.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5272IPFPT | HTQFP | PFP | 80 | 250 | 213.0 | 191.0 | 55.0 |

$\operatorname{PFP}(S-P Q F P-G 80) \quad$ PowerPAD ${ }^{\text {TM }}$ PLASTIC QUAD FLATPACK


NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com [http://www.ti.com](http://www.ti.com).
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.
量 Texas
INSTRUMENTS
www.ti.com

## THERMAL INFORMATION

This PowerPAD ${ }^{T M}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004 Both documents are available at www.ti.com.
The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

PFP (S-PQFP-G80)
PowerPAD ${ }^{\text {TM }}$ PLASTIC QUAD FLATPACK


NOTES:
A. All linear dimensions are in millimeters.

PowerPAD is a trademark of Texas Instruments
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a $50 \%$ volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
www.ti.com

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

## TI E2E Community

www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
    PowerPAD is a trademark of Texas Instruments.
    All other trademarks are the property of their respective owners.

[^1]:    In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

