
TL7757 SUPPLY-VOLTAGE SUPERVISOR AND PRECISION VOLTAGE DETECTOR SLVS041I – SEPTEMBER 1991 – REVISED AUGUST 2003


- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Low Standby Current . . . 20 μA
- RESET Output Defined When V_{CC} Exceeds 1 V
- Precision Threshold Voltage 4.55 V ±120 mV
- High Output Sink Capability . . . 20 mA
- Comparator Hysteresis Prevents Erratic Resets

description/ordering information

The TL7757 is a supply-voltage supervisor designed for use in microcomputer and microprocessor systems. The supervisor monitors the supply voltage for undervoltage conditions. During power up, when the supply voltage, V_{CC} , attains a value approaching 1 V, the RESET output becomes active (low) to prevent undefined operation. If the supply voltage drops below threshold voltage level (V_{IT-}), the RESET output goes to the active (low) level until the supply undervoltage fault condition is eliminated.







GND is in electrical contact with the tab.

T _A	PACKAG	iE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 75	TL7757CD	77570
	SOIC (D)	Reel of 2500	TL7757CDR	7757C
0°C to 70°C	SOT (PK)	Reel of 1000	TL7757CPK	T7
	T00000 / T0 00 // D)	Bulk of 1000	TL7757CLP	TI 77570
	TO226 / TO-92 (LP)	Reel of 2000	TL7757CLPR	TL7757C
		Tube of 75	TL7757ID	77571
	SOIC (D)	Reel of 2500	TL7757IDR	77571
–40°C to 85°C	SOT (PK)	Reel of 1000	TL7757IPK	71
		Bulk of 1000	TL7757ILP	TL77571
	TO226 / TO-92 (LP)	Reel of 2000	TL7757ILPR	11//3/1

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SLVS041I – SEPTEMBER 1991 – REVISED AUGUST 2003

equivalent schematic



absolute maximum ratings over operating junction temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)		–0.3 V to 20 V
Off-state output voltage range (see Note 1)		–0.3 V to 20 V
Output current, I _O		30 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3):	D package	97°C/W
	LP package	140°C/W
	PK package	52°C/W
Operating virtual junction temperature, T _J		150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds	260°C
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network terminal ground.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SLVS041I - SEPTEMBER 1991 - REVISED AUGUST 2003

recommended operating conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1	7	V
V _{OH}	High-level output voltage			15	V
I _{OL}	Low-level output current			20	mA
т.	Operating free air temperature	TL7757C	0	70	°C
T _A	Operating free-air temperature	TL7757I	-40	85	C

electrical characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS	Ŧ	Т	L7757C		
	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C	4.43	4.55	4.67	v
V_{IT-}	Negative-going input threshold voltage at $V_{\mbox{CC}}$		0°C to 70°C	4.4		4.7	V
· · +			25°C	40	50	60	
V _{hys} †	Hysteresis at V_{CC}		0°C to 70°C	30		70	mV
			25°C		0.4	0.8	
V _{OL}	Low-level output voltage	$I_{OL} = 20 \text{ mA}, V_{CC} = 4.3 \text{ V}$	0°C to 70°C			0.8	V
		V _{CC} = 7 V, V _{OH} = 15 V,	25°C			1	
I _{ОН}	High-level output current	See Figure 1	0°C to 70°C			1	μA
· · +		R _L = 2.2 kΩ,	25°C		0.8	1	
V _{res} ‡	Power-up reset voltage	V_{CC} slew rate $\leq 5~V/\mu s$	0°C to 70°C			1.2	V
		101	25°C		1400	2000	
I _{CC}	Supply current	$V_{CC} = 4.3 V$	0°C to 70°C			2000	μΑ
		V _{CC} = 5.5 V	0°C to 70°C			40	

[†] This is the difference between positive-going input threshold voltage, V_{IT+}, and negative-going input threshold voltage, V_{IT-}.
 [‡] This is the lowest voltage at which RESET becomes active.

switching characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS	-	Т	L7757C		
	PANAMETEN	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
	Propagation delay time, low-to-high-level	V_{CC} slew rate \leq 5 V/µs,	25°C		3.4	5	
t _{PLH}	output	See Figures 2 and 3	0°C to 70°C			5	μs
	Propagation delay time, high-to-low-level		25°C		2	5	_
t _{PHL}	output	See Figures 2 and 3	0°C to 70°C			5	μs
		V_{CC} slew rate \leq 5 V/µs,	25°C		0.4	1	_
t _r	Rise time	See Figures 2 and 3	0°C to 70°C			1	μs
			25°C		0.05	1	
t _f	Fall time	See Figures 2 and 3	0°C to 70°C			1	μs
	Minimum pulse duration at V_{CC} for output		25°C			5	
t _{w(min)}	response		0°C to 70°C			5	μs



SLVS0411 - SEPTEMBER 1991 - REVISED AUGUST 2003

electrical characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS	-	٦	rl77571		
	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
V			25°C	4.43	4.55	4.67	v
V _{IT-}	Negative-going input threshold voltage at V_{CC}		–40°C to 85°C	4.4		4.7	V
·· +			25°C	40	50	60	
V _{hys} †	Hysteresis at V _{CC}		–40°C to 85°C	30		70	mV
			25°C		0.4	0.8	
V _{OL}	Low-level output voltage	$I_{OL} = 20 \text{ mA}, V_{CC} = 4.3 \text{ V}$	–40°C to 85°C			0.8	V
	1 Park lands a devide a summer d	V _{CC} = 7 V, V _{OH} = 15 V,	25°C			1	•
IOH	High-level output current	See Figure 1	–40°C to 85°C			1	μA
+	D	$R_{L} = 2.2 \text{ k}\Omega$,	25°C		0.8	1	
V _{res} ‡	Power-up reset voltage	V_{CC} slew rate $\leq 5~V/\mu s$	–40°C to 85°C			1.2	V
		N 40V	25°C		1400	2000	
I _{CC}	Supply current	V _{CC} = 4.3 V	–40°C to 85°C			2100	μA
		V _{CC} = 5.5 V	–40°C to 85°C			40	


[†] This is the difference between positive-going input threshold voltage, V_{IT+}, and negative-going input threshold voltage, V_{IT-}.
 [‡] This is the lowest voltage at which RESET becomes active.

switching characteristics at specified free-air temperature


	PARAMETER	TEST CONDITIONS	Ŧ	٦	L7757I		
	FANAMETEN	TEST CONDITIONS	Τ _Α	MIN	TYP	MAX	UNIT
	Duran anation dalau time, laur ta biah laural autout	V_{CC} slew rate $\leq 5 V/\mu s$,	25°C		3.4	5	
t _{PLH}	Propagation delay time, low-to-high-level output	See Figures 2 and 3	$-40^{\circ}C$ to $85^{\circ}C$			5	μS
	Developmention delete time, bisk to level and estand		25°C		2	5	
t _{PHL}	Propagation delay time, high-to-low-level output	See Figures 2 and 3	–40°C to 85°C			5	μs
	Disations	V_{CC} slew rate $\leq 5 V/\mu s$,	25°C		0.4	1	
t _r	Rise time	See Figures 2 and 3	–40°C to 85°C			1	μs
			25°C		0.05	1	
t _f	Fall time	See Figures 2 and 3	-40°C to 85°C			1	μs
	Minimum pulse duration at V_{CC} for output		25°C			5	
t _{w(min)}	response		–40°C to 85°C			5	μs



PARAMETER MEASUREMENT INFORMATION







NOTE A: Includes jig and probe capacitance

Figure 2. Test Circuit for RESET Output Switching Characteristics




Figure 3. Switching Diagram




SLVS0411 - SEPTEMBER 1991 - REVISED AUGUST 2003

TYPICAL CHARACTERISTICS[†]

		FIGURE
V _{CC}	Supply voltage vs RESET output voltage	4
I _{CC}	Supply current vs Supply voltage	5
I _{CC}	Supply current vs Free-air temperature	6
V _{OL}	Low-level output voltage vs Low-level output current	7
V _{OL}	Low-level output voltage vs Free-air temperature	8
I _{OL}	Output current vs Supply voltage	9
V _{IT-}	Input threshold voltage (negative-going V _{CC}) vs Free-air temperature	10
V _{res}	Power-up reset voltage vs Free-air temperature	11
V _{res}	Power-up reset voltage and supply voltage vs Time	12
	Propagation delay time	13


Table of Graphs



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TL7757 SUPPLY-VOLTAGE SUPERVISOR AND PRECISION VOLTAGE DETECTOR SLVS0411 - SEPTEMBER 1991 - REVISED AUGUST 2003

TYPICAL CHARACTERISTICS[†]




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TL7757 SUPPLY-VOLTAGE SUPERVISOR AND PRECISION VOLTAGE DETECTOR SLVS0411 – SEPTEMBER 1991 – REVISED AUGUST 2003

APPLICATION INFORMATION



TYPICAL APPLICATION DIAGRAM







17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TL7757CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7757C	Samples
TL7757CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7757C	Samples
TL7757CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7757C	Samples
TL7757CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7757C	Samples
TL7757CLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL7757C	Samples
TL7757CLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL7757C	Samples
TL7757CLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL7757C	Samples
TL7757CLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL7757C	Samples
TL7757CPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	Τ7	Samples
TL7757CPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	Τ7	Samples
TL7757ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	77571	Samples
TL7757IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	77571	Samples
TL7757IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	77571	Samples
TL7757ILP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	TL7757I	Samples
TL7757ILPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	TL7757I	Samples
TL7757ILPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	TL7757I	Samples
TL7757IPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	71	Samples



17-Mar-2017

Orderable Device	Status	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QUY	(2)	(6)	(3)		(4/5)	
TL7757IPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	71	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal Device		Package			Reel	Reel	A0 (mm)	B0 (mm)	K0 (mm)	P1	w	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)				(mm)	(mm)	Quadrant
TL7757CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7757CPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL7757IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7757IPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3



PACKAGE MATERIALS INFORMATION

4-Mar-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL7757CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7757CPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL7757IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7757IPK	SOT-89	PK	3	1000	340.0	340.0	38.0

PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE



- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.
 - Β. This drawing is subject to change without notice.
 - The center lead is in electrical contact with the tab. C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side. D.
 - A Thermal pad contour optional within these dimensions.
 - 🖄 Falls within JEDEC TO-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



GENERIC PACKAGE VIEW

TO-92 - 5.34 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




LP0003A



PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
 Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




LP0003A

EXAMPLE BOARD LAYOUT

TO-92 - 5.34 mm max height

TO-92






LP0003A

TAPE SPECIFICATIONS

TO-92 - 5.34 mm max height

TO-92





IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated