











#### TPS7B7701-Q1, TPS7B7702-Q1

SLVSCE8B-JANUARY 2015-REVISED NOVEMBER 2015

# TPS7B770x-Q1 Single- and Dual-Channel Antenna LDO With Current Sense

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification 2
  - Device CDM ESD Classification C4B
- Single and Dual-Channel LDO With Current Sense and Adjustable Current-Limit
- 4.5- to 40-V Wide Input Voltage Range, 45-V Load Dump
- Power Switch Mode When Tying FB to GND
- 1.5- to 20-V Adjustable Output Voltage
- Up to 300-mA Output Current per Channel
- Adjustable Current-Limit With External Resistor
- High Accuracy Current-Sense to Detect Antenna Open Condition at Low Current Without Further Calibration
- High Power-Supply Rejection Ratio: Typical 73 dB
- Integrated Reverse-Polarity Protection, Down to -40 V and No Need for External Diode
- 500-mV maximum Dropout Voltage at 100-mA Load
- Stable With Output Capacitor in 2.2 to 100-µF Range (ESR 1 m $\Omega$  to 5  $\Omega$ )
- Integrated Protection and Diagnostics
  - Thermal Shutdown
  - Undervoltage Lock Out
  - **Short Circuit Protection**
  - Reverse Battery Polarity Protection
  - Reverse Current Protection
  - Output Short-to-Battery Protection
  - Output Inductive Load Clamp
  - Multiplexing Current Sense Between Channels and Devices
  - Ability to Distinguish all Faults With Current Sense
- 16-Pin HTSSOP PowerPad™ Package

### Applications

- Infotainment Active-Antenna Power Supply
- Surround-View Camera Power Supply
- High-Side Power Switch For Small Current **Applications**

### 3 Description

The TPS7B770x-Q1 family of devices is a single and dual high-voltage LDO with current sensing designed to operate with a wide input-voltage range from 4.5 to 40 V (45-V load dump protection). The device provides power to the low-noise amplifiers of the active antenna through a coax cable with 300 mA per channel current. Each channel also provides an adjustable output voltage from 1.5 to 20 V.

The device provides diagnostics through the current sense and error pins. To monitor the load current, a high-side current-sense circuitry provides proportional analog output to the sensed load current. The accurate current sense allows detection of open, normal, and short-circuit conditions without the need for further calibration. Current sense can be multiplexed between channels and devices to save ADC resources. Each channel also implements adjustable current limit with an external resistor.

The integrated reverse polarity diode eliminates the need for an external diode. The device features standard thermal shutdown, short-to-battery protection on the output, and reverse current protection.


Each channel has internal inductive clamp protection on the output during inductive switch off. The device operates during -40°C to 125°C ambient temperature range.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	CHANNEL
TPS7B7701-Q1	LITECOD (46)	Single
TPS7B7702-Q1	HTSSOP (16)	Dual

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Application Diagram





### **Table of Contents**

1	Features 1	7.4 Device Functional Modes	15
2	Applications 1	8 Application and Implementation 1	16
3	Description 1	8.1 Application Information	16
4	Revision History2	8.2 Typical Application	16
5	Pin Configuration and Functions3	9 Power Supply Recommendations 1	19
6	Specifications5	10 Layout 1	19
•	6.1 Absolute Maximum Ratings 5	10.1 Layout Guidelines	19
	6.2 ESD Ratings	10.2 Layout Example	20
	6.3 Recommended Operating Conditions	11 Device and Documentation Support	20
	6.4 Thermal Information	11.1 Documentation Support	20
	6.5 Electrical Characteristics 6	11.2 Related Links	20
	6.6 Switching Characteristics 7	11.3 Community Resource	21
	6.7 Typical Characteristics 8	11.4 Trademarks2	21
7	Detailed Description 11	11.5 Electrostatic Discharge Caution	21
	7.1 Overview 11	11.6 Glossary2	21
	7.2 Functional Block Diagram 11	12 Mechanical, Packaging, and Orderable	_
	7.3 Feature Description	Information	21

### 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision A (May 2015) to Revision B	Page
•	Deleted the min and max limits of –4% and 4% from the current-limit threshold voltage parameter in the <i>Electrical Characteristics</i> table	7
•	Added to the current-limit accuracy table note for the programmable current-limit accuracy parameter in the Electrical Characteristics table	7
•	Added graphs for the TPS7B7701-Q1 device in the Typical Characteristics section	8
•	Deleted the channel 2 PSRR graph in the Typical Characteristics section	8
•	Added additional test conditions for the 9- to 16-V Line Transient and Power Up graphs in the Typical Characteristics section	10
•	Added additional test conditions of the Power Up graphs in the Application Curves section	19
Cł	nanges from Original (January 2015) to Revision A	Page
•	Released the full version of the data sheet	1




### 5 Pin Configuration and Functions

#### Single-Channel TPS7B7701QPWPRQ1 PWP Package, 16-Pin HTSSOP With PowerPAD Top View



NC — no internal connection

#### Dual-Channel TPS7B7702-Q1QPWPRQ1 PWP Package, 16-Pin HTSSOP With PowerPAD Top View



### Pin Functions

	PIN					
NAME	SINGLE- CHANNEL	DUAL- CHANNEL	TYPE <sup>(1)</sup>	DESCRIPTION		
EN	2	1	I	Active-high enable input for the OUT pin with internal pull down		
NAME         SINGLE-CHANNEL         DUAL-CHANNEL         TYPE(1)           EN         2         —         I         Active-high           EN1         —         2         I         Active-high           EN2         —         3         I         Active-high		I	Active-high enable input for the OUT1 pin with internal pulldown			
NAME         SINGLE-CHANNEL         DUAL-CHANNEL         TYPE           EN         2         —         I           EN1         —         2         I           EN2         —         3         I		I	Active-high enable input for the OUT2 pin with internal pulldown			
ERR	9	9	0	This pin is an open-drain fault indicator for general faults		
FB	15	_	I	Feedback input for setting the OUT voltage. Connect FB to GND to select current-limited switch operation		
FB1	_	15	1	Feedback input for setting the OUT1 voltage. Connect FB1 to GND to select current-limited switch operation		
FB2	_	13	I	Feedback input for setting the OUT2 voltage. Connect FB2 to GND to select current-limited switch operation		
GND	12	12	G	Ground reference		
IN	1	1	Р	Input power-supply voltage		
LIM	10	_	0	Programmable current-limit pin. Connect a resistor to GND to set the current limitation level. This pin does not need an external capacitor. To set to internal current limit, short this pin to GND.		
LIM1	_	10	0	Programmable current-limit pin for channel 1. Connect a resistor to GND to set the current limitation level for channel 1. This pin does not need an external capacitor. To set to internal current limit, short this pin to GND.		
LIM2	_	11	0	Programmable current-limit pin for channel 2. Connect a resistor to GND to set the current limitation level for channel 2. This pin does not need an external capacitor. To set to internal current limit, short this pin to GND.		
	3					
	6					
NC	7			Connect the NC pins to ground or leave floating.		
NC	11	_	_	Connect the NC pins to ground or leave noathing.		
	13					
	14					
OUT	16	_	Р	Output voltage		
OUT1	_	16	Р	Output voltage 1		
OUT2	_	14	Р	Output voltage 2		

(1) I = input, O = output, P = power, G = ground



### Pin Functions (continued)

	PIN			
NAME	SINGLE- CHANNEL	DUAL- CHANNEL	TYPE <sup>(1)</sup>	DESCRIPTION
SENSE	5	_	0	Output of current sense for sensing. To set the SENSE output voltage level, connect a resistor between this pin and GND. In addition, connect a 1-µF capacitor from this pin to GND for frequency compensation of the current-sense loop. Short this pin to GND if not used.
SENSE1	_	5	0	Output of current sense for sensing. SENSE1 current is proportional to the current flow through
SENSE2	_	6	0	OUT1 and SENSE 2 current is proportional to OUT2 current when SENSE_SEL and SENSE_EN are low. To set the SENSEx output voltage level, connect a resistor between this pin and GND. In addition, connect a 1-µF capacitor from the SENSEx pin to GND for frequency compensation of the current-sense loop. Short the SENSEx pin to GND if not used.
SENSE_EN	8	8	I	This pin is the enable and disable of the current-sense pin for multiplexing, active-low enable.
SENSE_SEL	_	7	I	This pin selects the current sense between channel 1 and channel 2. See Table 2 for more information
V <sub>CC</sub>	4	4	0	Internal 4.5-V regulator. Connect a 1- $\mu$ F ceramic capacitor between $V_{CC}$ and GND for frequency compensation

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
lanut valtaga	Unregulated input, IN	-40	45	V
, 0, ,	EN, EN1, and EN2	-0.3	45	V
Unregulated input, IN	V			
Regulated output (=)	OUT1 and OUT2	-0.3	45 V 45 V 6 V 45 V VCC + 0.3 V 7 V 150 °C 125 °C	
	SENSE, SENSE1, and SENSE2 <sup>(3)(4)</sup>	-0.3	V <sub>CC</sub> + 0.3	V
Low-voltage pins	LIM, LIM1, LIM2, $\overline{\text{SENSE\_EN}}$ , SENSE_SEL, $\overline{\text{ERR}},$ FB, FB1, and FB2 $^{(3)(4)}$	-0.3	7	V
Operating junction tem	perature, T <sub>J</sub>	-40	150	°C
Operating ambient tem	perature, T <sub>A</sub>	-40	125	°C
Storage Temperature,	$T_{stg}$	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000		
	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> ±2000	Corner pins (1, 8, 9, and 16)	±750	V
			±500		

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{I}$	Unregulated input	nregulated input		40	V
	EN, EN1, and EN2		0	40	V
	Low-voltage pins	SENSE, SENSE1, SENSE2, SENSE_EN, SEN_SEL, ERR, FB, FB1, FB2, LIM, LIM1, LIM2, and V <sub>CC</sub>	0	5.3	V
	OUT1, OUT2, and OUT	OUT1, OUT2, and OUT		20	V
Co	Output capacitor stability range		2.2	100	μF
C <sub>O(ESR)</sub>	Output capacitor ESR stability	range	0.001	5	Ω
$T_J$	Junction temperature		-40	150	°C

<sup>2)</sup> There is an internal diode connects between the OUT and GND pins with 300-mA DC current capability for inductive clamp protection.

<sup>(3)</sup> All voltage values are with respect to GND.

<sup>(4)</sup> Absolute maximum voltage.



#### 6.4 Thermal Information

		TPS7B7701-Q1	TPS7B7702-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	PWP (HTSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	45.9	40.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.2	27.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.7	22.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	24.5	22	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.7	2.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

 $V_1 = 14 \text{ V}, T_J = -40^{\circ}\text{C}$  to +150°C, unless otherwise stated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VO	LTAGE AND CURRENT (IN)					
V <sub>I</sub>	Input voltage		4.5		40	V
		TPS7B7701-Q1: $V_1 = 4.5$ to 40 V, $V_{(EN)} \ge 2$ V, $I_{(OUT)} = 0.1$ mA		0.6	1	A
IQ	Quiescent current	TPS7B7702-Q1: $V_I = 4.5$ to 40 V, $V_{(EN1)}$ and $V_{(EN2)} \ge 2$ V, $I_{(OUT1)}$ and $I_{(OUT2)} = 0.1$ mA		0.6	1	mA
	Chartelesses assessed	TPS7B7701-Q1: EN = GND			5	
I(shutdown)	Shutdown current	TPS7B7702-Q1: EN1 = EN2 = GND			5	μA
I <sub>nom</sub>	On continue consent	TPS7B7701-Q1: $V_{(EN)} \ge 2 \text{ V}, I_{(OUT)} \le 300 \text{ mA},$ GND current			4.5	^
	Operating current	TPS7B7702-Q1: $V_{(EN1)}$ and $V_{(EN2)} \ge 2 \text{ V}$ , $I_{(OUT1)}$ and $I_{(OUT2)} \le 300 \text{ mA}$ , GND current			6	mA
$V_{(BG)}$	Bandgap	Reference voltage for FB	-2%	1.233	2%	V
V <sub>(UVLO)</sub>	Undervoltage lockout falling	Ramp IN down until the output turns off			4	V
V <sub>hys</sub>	Hysteresis			0.4		V
INPUT CON	TROL PINS (EN, EN1, EN2, SENSE_EN, ANI	SENSE_SEL)				
V <sub>IL</sub>	Logic input low level	For EN, EN1, EN2, SENSE_EN, and SENSE_SEL	0		0.7	V
$V_{IH}$	Logic input high level	For EN, EN1, EN2, SENSE_EN, and SENSE_SEL	2			V
I <sub>I(SENSE_EN)</sub>	SENSE_EN input current	V <sub>(SENSE_EN)</sub> = 5 V, V <sub>(ENx)</sub> ≥ 2 V			10	μΑ
I <sub>I(SENSE_SEL)</sub>	SENSE_SEL input current	V <sub>(SENSE_EN)</sub> = 5 V, V <sub>(ENx)</sub> ≥ 2 V			10	μΑ
I <sub>I(EN)</sub>	Enable input current	V <sub>(ENx)</sub> ≤ 40 V			10	μΑ
REGULATE	D OUTPUT (OUT, OUT1, AND OUT2)					
Vo	Regulated output	$40 \text{ V} \ge \text{V}_{\text{I}} \ge \text{V}_{\text{O}} + 1.5 \text{ V} \text{ and } \text{V}_{\text{I}} \ge 4.5 \text{ V}, \text{I}_{\text{O}} = 1 \text{ to}$ 300 mA <sup>(†)</sup>	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_I = V_O + 1.5 \text{ V to } 40 \text{ V and } V_I \ge 6 \text{ V}, I_O = 10$ mA, voltage variation on FB pin			10	mV
$\Delta V_{O(\Delta IO)}$	Load regulation	I <sub>O</sub> = 1 mA to 200 mA, voltage variation on FB pin			20	mV
V <sub>(DROPOUT)</sub>	Dropout voltage	Measured between IN and OUTx, I <sub>O</sub> = 100 mA			500	mV
Io	Output current	V <sub>O</sub> in regulation	0	·	300	mA
PSRR	Power supply ripple rejection <sup>(2)</sup>	$I_{O}$ = 100 mA, $C_{O}$ = 2.2 $\mu$ F, $f$ = 100 Hz		73		dB
CURRENT S	SENSE AND CURRENT-LIMIT					
I <sub>O</sub> /I <sub>SENSE</sub>	OUTx to SENSEx current ratio (I <sub>O</sub> / I <sub>SENSEx</sub> )	$V_1 = 4.5 \text{ V to } 40 \text{ V}, 5 \text{ mA} \le I_0 \le 300 \text{ mA}$		198		

<sup>(1)</sup> External feedback resistor is not considered.

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated

<sup>(2)</sup> The thermal data is based on JEDEC standard high K profile – JESD 51-7. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated

<sup>(2)</sup> Design information — not tested, ensured by characterization.



### **Electrical Characteristics (continued)**

 $V_I = 14 \text{ V}, T_J = -40^{\circ}\text{C}$  to +150°C, unless otherwise stated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>O</sub> = 100 to 300 mA	-3%		3%	
	OUT. 4- CENCE	I <sub>O</sub> = 50 to 100 mA	-5%		5%	
	OUTx to SENSEx current ratio accuracy	I <sub>O</sub> = 10 to 50 mA	-10%		10%	
		I <sub>O</sub> = 5 to 10 mA	-20%		20%	
I <sub>O</sub> /I <sub>LIM</sub>	OUTx to LIMx current ratio (I <sub>O</sub> / I <sub>LIM</sub> )	V <sub>I</sub> = 4.5 V to 40 V, 50 mA ≤ I <sub>(LIMx)</sub> ≤ 300 mA		198		
I <sub>(LIMx)</sub>	Programmable current-limit accuracy (3)	V <sub>I</sub> = 4.5 V to 40 V, 50 mA ≤ I <sub>(LIMx)</sub> ≤ 300 mA	-8%		8%	
I <sub>L(LIMx)</sub>	Internal current-limit	LIMx shorted to GND	340		550	mA
I <sub>lkg</sub>	SENSE, SENSE1, SENSE2, LIM, LIM1, and LIM2 leakage current	ENx = GND, T <sub>A</sub> = 25°C			2	μΑ
V <sub>(LIMx_th)</sub>	Current-limit threshold voltage	Voltage on the LIM, LIM1, and LIM2 pins when output current is limited		1.233		V
V <sub>(SENSEx_stb)</sub>	Current-sense short-to-battery fault voltage	When short-to-battery or reverse current conditions are detected	3.05	3.2	3.3	V
V <sub>(SENSEx_tsd)</sub>	Current-sense thermal shutdown fault voltage	When thermal shutdown is detected	2.7	2.85	3	V
V <sub>(SENSEx_cl)</sub>	Current-sense current-limit fault voltage	When current-limit conditions are detected	2.4	2.55	2.65	V
I <sub>(SENSEx_H)</sub>	Current-sense fault condition current	When short-to-battery, reverse current, thermal shutdown, or current-limit conditions are detected	3.3			mA
FAULT DET	ECTION				'	
V <sub>(stb_th)</sub>	Short-to-battery threshold	V <sub>(OUTx)</sub> - V <sub>I</sub> , checked during turnon sequence	-500	-55	110	mV
I <sub>(REV)</sub>	Reverse current detection level	Power FET on (SW or LDO mode)	-100	-40	-1	mA
T <sub>SD</sub>	Thermal shutdown	Junction temperature		175		°C
T <sub>SD(hys)</sub>	Thermal shutdown hysteresis			15		°C
INTERFACE	CIRCUITRY				·	
V <sub>OL</sub>	ERR output low	I <sub>(SINK)</sub> = 5 mA			0.4	V
I <sub>lkg</sub>	ERR open-drain leakage current	ERR high impedance, 5-V external voltage is applied at ERR			1	μΑ
R <sub>(OUTx-off)</sub>	OUT pulldown resistor <sup>(2)</sup>	ENx = GND		50		kΩ
I <sub>R(Ikg)</sub>	Reverse leakage current	-40 V < V <sub>I</sub> < 0 V, reverse current to IN		0.6		mA
V <sub>CC</sub>	Internal voltage regulator	V <sub>I</sub> = 5.5 to 40 V, I <sub>CC</sub> = 0 mA	4.25	4.5	4.75	V
I <sub>CC(lim)</sub>	Internal voltage-regulator current-limit		15		70	mA

<sup>(3)</sup> The current-limit accuracy is ensured when the current limit is set between 50 mA and 300 mA, and it includes the deviation of the current-limit threshold voltage  $V_{(LIMx\_th)}$ .

### 6.6 Switching Characteristics


o.o Switch	ning Characteristics					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SEN	SE AND CURRENT-LIMIT					
$t_{\text{d(SENSE\_SEL\_r)}}$	Current-sense delay time from the rising edge of SENSE_SEL (1)	V <sub>(ENx)</sub> ≥ 2 V, SENSE_EN = GND, SENSE_SEL rise from 0 to 5 V		10		μs
$t_{\text{d}(\text{SENSE\_SEL\_f})}$	Current-sense delay time from the falling edge of SENSE_SEL <sup>(1)</sup>	V <sub>(ENx)</sub> ≥ 2 V, SENSE_EN = GND, SENSE_SEL fall from 5 to 0 V		10		μs
$t_{\text{d}(\text{SENSE\_EN\_r})}$	Current-sense delay time from rising edge of SENSE_EN <sup>(1)</sup>	$V_{(ENx)} \ge 2 \text{ V}, \overline{SENSE\_EN} \text{ rise from 0 to } 5 \text{ V}$		10		μs
$t_{\text{d(SENSE\_EN\_f)}}$	Current-sense delay time from falling edge of SENSE_EN <sup>(1)</sup>	$V_{(ENx)} \ge 2 \text{ V}, \overline{SENSE\_EN} \text{ fall from 5 to } 0 \text{ V}$		10		μs
FAULT DETECT	TION					
t <sub>(PD_RC)</sub>	Reverse current (Short-to-BAT) shutdown deglitch time	Delay to shut down the switch or LDO after a drop over ron becomes negative, $I_{(OUT_x)} = -200$ mA (typical), $T_A = 25$ °C		5	20	μs
t <sub>(BLK_RC)</sub>	Reverse current blanking time	Blanking time for reverse-current detection after power up, the rising edge of the ENx pin, or the current limiting event is over		16		ms

(1) Design information — not tested, ensured by characterization.

# TEXAS INSTRUMENTS

### 6.7 Typical Characteristics

 $V_1 = 14 \text{ V}$ , unless otherwise specified



Submit Documentation Feedback



#### **Typical Characteristics (continued)**

 $V_I = 14 \text{ V}$ , unless otherwise specified




Figure 7. Dropout voltage vs Output Current




Figure 8. Current limit vs Ambient Temperature




Figure 9. PSRR, TPS7B770x-Q1




Figure 10. Current Sense Ratio vs Output Current, TPS7B7702-Q1 Channel 1




Figure 11. Current Sense Ratio vs Output Current, TPS7B7702-Q1 Channel 2





Figure 12. 1- to 170- mA Load Transient



### **Typical Characteristics (continued)**

 $V_1 = 14 \text{ V}$ , unless otherwise specified



Submit Documentation Feedback

Figure 17. Power Up (1 V/µs)

Copyright © 2015, Texas Instruments Incorporated

Figure 18. Load Capacitance vs ESR of Output Capacitance




### 7 Detailed Description

#### 7.1 Overview

The TPS7B770x-Q1 family of devices is a single- or dual-channel high voltage LDO regulator with current-sense function. The device is designed to operate with a wide input-voltage range of 4.5 to 40 V (45-V load dump protection). It also offers protection of antenna lines against ESD and from short to ground, short to battery, and thermal overstress. The device output voltage is adjustable from 1.5 to 20 V through an external resistor divider. Alternatively, each channel can be configured as a switch.

The device monitors the load. Accurate current sense allows for detection of open, normal, and short-circuit conditions without the need of further calibration. The current sense can also be multiplexed between channels and devices to save ADC resources. Each channel also provides an adjustable current limit with external resistor.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Fault Detection and Protection

The device includes both analog current sense and digital fault pins for full diagnostics of different fault conditions.



#### **Feature Description (continued)**

The current-sense voltage scale is selected based on the output-current range of interest. Figure 19 shows a recommended setting that allows for full diagnostics of each fault. Before the device goes into current-limit mode, the output current-sense voltage is linearly proportional to the actual load current. During a thermal-shutdown (TSD) and short-to-battery (STB) condition, the current-sense voltage is set to the fault voltage level that is specified in the *Electrical Characteristics* table.




Figure 19. Functionality of the Current-Sense Output

#### 7.3.2 Short-Circuit and Overcurrent Protection

The current limit on each channel is programmed by selecting the external resistor. The voltage on LIMx pin is compared with an internal voltage reference. When the threshold is exceeded, the current limit is triggered. The output of the current limited channel continues to remain on and the current is limited.

Under current-limit status, the ERR pin asserts low and the SENSE voltage of the fault channel is internally pulled up to a voltage rail between 2.4 V and 2.65 V as shown in Figure 19. At this moment, the output voltage is not disabled. The microcontroller (MCU) should monitor the voltage at the SENSEx pin or ERR pin to disable the faulted channel by pulling the ENx pin low. If a current-limit condition exists for a long period of time, thermal shutdown can be triggered and shutdown the output.

#### 7.3.3 Short-to-Battery and Reverse Current Detection

Shorting the OUT pin to the battery because of a fault in the system is possible. Each channel detects this failure by comparing the voltage at the OUT and IN pins before the switch turns on. Each time the LDO switch is enabled on the rising edge of the EN pin or during the exiting of the thermal shutdown, the short-to-battery detection occurs. At this moment, if the device detects the short-to-battery fault, the LDO switch is latched off, the ERR pin is asserted low, and the fault-channel SENSE voltage is pulled up internally to a voltage rail between 3.05 V and 3.3 V. The device operates normally when the short-to-battery is removed and the EN pin is toggled.

During normal operation if a short-to-battery fault results in reverse current for more than 5 µs (typical), the LDO switch is latched off and the ERR pin is asserted low. To remove the latched condition after a short-to-battery (reverse current) fault, the condition must first be removed and then the EN pin must be toggled.



#### **Feature Description (continued)**

Series inductance and the output capacitor can produce ringing during power up or recovery from current limit, resulting in an output voltage that temporarily exceeds the input voltage. The 16-ms (typical) reverse-current blanking can help filter this ringing.

For the dual-channel antenna LDO application, if both channels are enabled and one channel is shorted to ground after power up, the current drawn from the input capacitor can result in a temporary dip in the input voltage, which can trigger the reverse-current detection fault. To avoid this false trigger event, care must be taken when selecting the input capacitor; an increase of the input capacitor value is recommended.

#### 7.3.4 Thermal Shutdown

The device incorporates a TSD circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature decreases by 15°C (typical) than the TSD trip point, the output is turned on again. The SENSE voltage is internally pulled up to a voltage rail between 2.7 V and 3 V during TSD status.

#### **NOTE**

The purpose of the design of the internal protection circuitry of the TPS7B770x-Q1 family of devices is to protect against overload conditions and is not intended as a replacement for proper heat-sinking. Continuously running the device into thermal shutdown degrades device reliability.

### 7.3.5 Integrated Reverse-Polarity Protection

The device integrates a reverse-connected PMOS to block the reverse current during reverse polarity at the input and output short-to-battery condition. A special ESD structure at the input is ensured to withstand –40 V.

#### 7.3.6 Integrated Inductive Clamp

During output turnoff, the cable inductance continues to source the current from the output of the device. The device integrates an inductive clamp to help dissipate the inductive energy stored in the cable. An internal diode is connected between OUT and GND pins with a DC-current capability of 300 mA for inductive clamp protection.

#### 7.3.7 Undervoltage Lockout

The device includes an undervoltage lockout (UVLO) threshold that is internally fixed. The undervoltage lockout activates when the input voltage on the IN pin drops below  $V_{(UVLO)}$ . UVLO ensures the regulator is not latched into an unknown state during low input-supply voltage. If the input voltage has a negative transient that drops below the UVLO threshold and then recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required levels.

**Table 1. Fault Table** 

FAILURE MODE	V <sub>(SENSE)</sub>	ERR	LDO SWITCH OUTPUT	LATCHED
Open load	lo × Ryoenoes	HIGH	Enabled	No
Normal	$l_{O} \times R_{(SENSE)}$	HIGH	Enabled	No
Overcurrent	198	198 HIGH Enabled		No
Short-circuit or current limit	2.4 to 2.65 V	LOW	Enabled	No
Thermal shutdown	2.7 to 3 V	LOW	Disabled	No
Output short-to-battery	3.05 to 3.3 V	LOW	Disabled	Yes
Reverse current	3.05 to 3.3 V	LOW	Disabled	Yes



#### 7.3.8 Enable (EN, EN1, and EN2)

The TPS7B7702-Q1 device features two active-high enable inputs, EN1 and EN2. The EN1 pin controls output voltage 1, OUT1, and the EN2 pin controls output voltage 2, OUT2. The devices consumes a maximum of shutdown current 5- $\mu$ A when the ENx pins are low. Both the EN1 and EN2 pins have a maximum internal pulldown of 10  $\mu$ A.

The TPS7B7701-Q1 device features one active-high enable input. The device consumes a maximum shutdown current of 5 μA when the EN pin is low. The EN pin has a maximum internal pull down of 10 μA.

#### 7.3.9 Internal Voltage Regulator (V<sub>CC</sub>)

The device features an internal regulator that regulates the input voltage to 4.5 V to power all internal circuitry. Bypass a 1- $\mu$ F ceramic capacitor from the V<sub>CC</sub> pin to the GND pin for frequency compensation. The V<sub>CC</sub> pin can be used as a power supply for external circuitry with up to 15-mA current capability.

#### 7.3.10 Current Sense Multiplexing

The two, independent current sense pins (one for each channel) provide flexibility in the system design. When the ADC resource is limited, the device allows the multiplexing of the current sense pins by only using one current sense pin and one ADC to monitor all the antenna outputs.

The SENSE\_SEL pin (TPS7B7702-Q1 only) selects the channels to monitor the current. The SENSE\_EN pin enables and disables the SENSE pin, allowing multiplexing between chips. Therefore, only one ADC and one resistor is needed for current-sense diagnostics of multiple outputs. When the SENSE1 pin is connected to an ADC, the current flow through both channels can be sensed by changing the electrical level at the SENSE\_SEL pin.

Table 2 lists the selection logic for the current sense.

Table 2. SENSE\_EN and SEN\_SEL Logic Table

SENSE_EN	SEN_SEL	SENSE1 Status	SENSE2 Status
LOW	LOW	CH1 current	CH2 current
LOW	HIGH	CH2 current	HIGH impedance
HIGH	_	HIGH impedance	HIGH impedance

Figure 20 shows the application of four antenna channels sharing one ADC resource.




Figure 20. Current Multiplexing Application Block



#### 7.3.11 Adjustable Output Voltage (FB, FB1, and FB2)

Using an external resistor divider selects an output voltage between 1.5 V and 20 V. Use Table 2 to calculate the output voltage ( $V_{\Omega}$ ). The recommended value for both R1 and R2 is less than 100 k $\Omega$ .

ut voltage (V<sub>O</sub>). The recor
$$V_{O} = \frac{V_{(FB)} \times (R1 + R2)}{R2}$$

where

• 
$$V_{(FB)} = 1.233 \text{ V}$$
 (1)




Figure 21. TPS7B770x Output Voltage Setting Connection

The TPS7B770x-Q1 family of devices can also be used as a current-limited switch by connecting the FB pin to the GND pin.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation With IN < 4.5 V

The maximum UVLO voltage is 4 V and the device operates at an input voltage above 4.5V. The device can also operate at lower input voltage. No minimum UVLO voltage is specified. At an input voltage below the actual UVLO voltage, the device does not operate.

#### 7.4.2 Operation With EN Control

The threshold of EN rising edge is 2 V (maximum). With the EN pin held above that voltage and the input voltage above 4.5 V, the device becomes active. The EN falling edge is 0.7 V (minimum). Holding the EN pin below that voltage disables the device which therefore reduces the quiescent current of the device.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS7B770x-Q1 family of devices is a single- or dual-channel 300-mA LDO regulator with high, accurate current sense and a programmable current-limit function. Use the PSPICE transient model to evaluate the base function of the devices. Go to www.ti.com to download the PSPICE model and user's guide for the devices.

### 8.2 Typical Application

Figure 22 shows the typical application circuit for the TPS7B770x-Q1 family of devices. Different values of external components can be used depending on the end application. An application can require a larger output capacitor during fast load steps to prevent large drops on output voltage. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




Figure 22. TPS7B770x Typical Application

Product Folder Links: TPS7B7701-Q1 TPS7B7702-Q1

Copyright © 2015, Texas Instruments Incorporated



#### **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the design parameters.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 40 V
Output voltage	1.5 to 20 V
Output capacitor range	2.2 to 100 μF
Output Capacitor ESR range	0.001 to 5 Ω
SENSE resistor	See the Current Sense Resistor Selection section
Programmable current limit	50 to 300 mA

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage
- Output voltage
- Output current
- Current limit
- ADC voltage rating

#### 8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 10  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The capacitor value should be between 2.2  $\mu F$  and 100  $\mu F$ . The ESR range should be between 1 m $\Omega$  and 5  $\Omega$ . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 8.2.2.3 Current Sense Resistor Selection

The current-sense outputs, SENSEx (SENSE, SENSE1, and SENSE2), are proportional to the output current at the OUT, OUT1, and OUT2 pins with a factor of 1/198. An output resistor,  $R_{(SENSE)}$ , must be connected between the SENSEx pin and ground to generate a current sense voltage to be sampled by ADC. Use Equation 2 to calculate the voltage at SENSEx pin  $(V_{(SENSEx)})$ .

$$V_{(SENSEx)} = I_{(SENSEx)} \times R_{(SENSEx)}$$

where

$$I_{(SENSEx)} = \frac{I_{(OUTx)}}{198}$$
 (2)

For this example, select 1.5 k $\Omega$  as a value for R<sub>(SENSEx)</sub>. Do not consider the resistor and current-sense accuracy.

For a load current of 198 mA, use Equation 3 to calculate the value of V<sub>(SENSEx)</sub>.

$$I_{(SENSEx)} = \frac{198 \text{ mA}}{198} = 1 \text{ mA} \rightarrow V_{(SENSEx)} = 1 \text{ mA} \times 1.5 \text{ k}\Omega = 1.5 \text{ V}$$
 (3)

(4)



To avoid any overlap between normal operation and current-limit or short-to-ground phase, using Equation 4 to select the value of the SENSE resistor is recommended.

$$R_{(SENSEx)} \leq \frac{198 \times 2.4 \text{ V}}{I_{Omax}}$$

where

- 198 is the output current to current-sense ratio
- 2.4 V is the minimum possible voltage at the SENSEx pin under a short-circuit fault case
- I<sub>Omax</sub> is the maximum possible output current under normal operation

To stabilize the current-sense loop, connecting a 1-μF ceramic capacitor at the SENSE, SENSE1, or SENSE2

pin is required. Table 4 lists the current sense accuracy across temperature.

**Table 4. Current Sense Accuracy** 

OUTPUT CURRENT	CURRENT SENSE ACCURACY
5 to 10 mA	20%
10 to 50 mA	10%
50 to 100 mA	5%
100 to 300 mA	3%

#### 8.2.2.4 Current-Limit Resistor Selection

The current at the LIMx pins (LIM, LIM1, and LIM2) is proportional to the load current at the OUTx (OUT, OUT1, and OUT2) pins and is internally connected to a current-limit comparator referenced to 1.233 V. The current limit is programmable through the external resistor connected at LIMx pin. Use Equation 5 to calculate the value of the external resistor,  $R_{(LIMx)}$ .

$$R_{(LIMx)} = \frac{1.233 \text{ V}}{I_{(LIMx)}} \times 198$$

where

$$I_{(LIMx)} = \frac{1.233 \text{ V}}{R_{(LIMx)}} \times 198 \tag{5}$$

Select a current-limit value of 200 mA and use Equation 6 to calculate the value of R<sub>(LIMx)</sub>.

$$R_{(LIMx)} = \frac{1.233 \text{ V}}{0.2} \times 198 = 1220 \Omega \tag{6}$$


The programmable current limit accuracy is 8% maximum across all conditions. The internal current limit of the device is set by shorting the LIM pin to ground.

Product Folder Links: TPS7B7701-Q1 TPS7B7702-Q1

Submit Documentation Feedback



#### 8.2.3 Application Curves



### 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 4.5 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B770x-Q1 device, TI recommends adding an 10-µF electrolytic capacitor and a ceramic bypass capacitor at the input.

### 10 Layout

#### 10.1 Layout Guidelines

For the layout of TPS7B770x-Q1 device, place the input and output capacitors close to the device as shown in Figure 25. To enhance the thermal performance, TI recommends surrounding the device with some vias.

Minimize equivalent-series inductance (ESL) and ESR to maximize performance and ensure stability. Place every capacitor as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages the use long traces because they can negatively impact system performance and cause instability.

If possible, and to ensure the maximum performance specified in this device data sheet, use the same layout pattern used for the TPS7B770x-Q1 evaluation board which is available online at www.ti.com/tool/TPS7B7702-Q1EVM.



#### 10.2 Layout Example




Figure 25. TPS7B770x Layout Example

### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following: TPS7B7702-Q1 Evaluation Module, SLVUAE9

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS7B7701-Q1	Click here	Click here	Click here	Click here	Click here
TPS7B7702-Q1	Click here	Click here	Click here	Click here	Click here



#### 11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPad, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

21-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7B7701QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7701	Samples
TPS7B7702QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7702	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

21-Mar-2017

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 22-Mar-2017

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B7701QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B7702QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 22-Mar-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B7701QPWPRQ1	HTSSOP	PWP	16	2000	367.0	367.0	38.0
TPS7B7702QPWPRQ1	HTSSOP	PWP	16	2000	367.0	367.0	38.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated