AM26LV31C, AM26LV31I LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE DRIVERS

RUMENTS www.ti.com

SLLS201G-MAY 1995-REVISED MAY 2005

16 V<sub>CC</sub>

		D OF	R NS PACI	<b>AGE</b>
	Switching Rates up to 32 MHz	-	(TOP VIEW	-
	Operate From a Single 3.3-V Supply	L	$\overline{\mathbf{O}}$	l
	Propagation Delay Time 8 ns Typ	1A [	1 16	
,	Pulse Skew Time 500 ps Typ	1Y [	2 15	5 <b>[</b> 4A
	High Output-Drive Current ±30 mA	1Z [	3 14	4Y
	•	G	4 13	4Z
•	Controlled Rise and Fall Times 3 ns Typ	2Z 🛛	5 12	2] <u>G</u>
•	Differential Output Voltage With 100- $\Omega$	2Y 🛛	6 11	] 3Z
	Load 1.5 V Typ	2A 🛛	7 10	3Y
	Ultra-Low Power Dissipation	GND [	8 9	3A
		L		

- dc, 0.3 mW Max
- 32 MHz All Channels (No Load), 385 mW Typ
- Accept 5-V Logic Inputs With 3.3-V Supply
- Low-Voltage Pin-to-Pin Compatible Replacement for AM26C31, AM26LS31, MB571
- **High Output Impedance in Power-Off** Condition
- **Driver Output Short-Protection Circuit**
- **Package Options Include Plastic** Small-Outline (D, NS) Packages

# **DESCRIPTION/ORDERING INFORMATION**

The AM26LV31C and AM26LV31I are BiCMOS quadruple differential line drivers with 3-state outputs. They are designed to be similar to TIA/EIA-422-B and ITU Recommendation V.11 drivers with reduced supply-voltage range.

The devices are optimized for balanced-bus transmission at switching rates up to 32 MHz. The outputs have very high current capability for driving balanced lines such as twisted-pair transmission lines and provide a high impedance in the power-off condition. The enable function is common to all four drivers and offers the choice of active-high or active-low enable inputs. The AM26LV31C and AM26LV31I are designed using Texas Instruments proprietary LinIMPACT-C60<sup>™</sup> technology, facilitating ultra-low power consumption without sacrificing speed. These devices offer optimum performance when used with the AM26LV32 guadruple line receivers.

The AM26LV31C is characterized for operation from 0°C to 70°C. The AM26LV31I is characterized for operation from -45°C to 85°C

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC – D	Tana and real	AM26LV31CD	AM26LV31C		
0°C to 70°C	50IC - D	Tape and reel	AM26LV31CDR	AMZOEVSTC		
	AM26LV31CNS	AM26LV31CNS	261 1/24			
	SOIC – NS	Tape and reel	AM26LV31CNSR			
			AM26LV31ID			
4500 to 0500	SOIC – D Tape and reel AM26LV31IDR	AM26LV31IDR	AM26LV31I			
–45°C to 85°C		Topo and real	AM26LV31INS	261 1/241		
	SOIC – NS	Tape and reel	AM26LV31INSR			

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinIMPACT-C60 is a trademark of Texas Instruments.

INPUT A	ENA	BLES	OUTPUTS						
	G	G	Y	Z					
Н	н	Х	н	L					
L	н	Х	L	н					
Н	х	L	н	L					
L	х	L	L	н					
Х	L	Н	Z	Z					


## FUNCTION TABLE<sup>(1)</sup>

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

## LOGIC DIAGRAM (POSITIVE LOGIC)



### SCHEMATIC (EACH DRIVER)



All resistor values are nominal.

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		-0.3	6	V
VI	Input voltage range		-0.3	6	V
Vo	Output voltage range		-0.3	6	V
0	Package thermal impedance <sup>(3)</sup>	D package		73	°C/W
$\theta_{JA}$		NS package		64	C/W
	Lead temperature	1,6 mm (1/16 in) from case for 10 s		260	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND. (2)

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
$V_{\text{IH}}$	High-level input voltage		2			V
$V_{\text{IL}}$	Low-level input voltage				0.8	V
I <sub>OH</sub>	High-level output current				-30	mA
I <sub>OL</sub>	Low-level output current				30	mA
т	Operating free-air temperature	AM26LV31C	0		70	°C
A	Operating nee-air temperature	AM26LV31I	-45		85	C

## **Electrical Characteristics**

over recommended operating supply-voltage and free-air temperature ranges (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	l <sub>l</sub> = 18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	$V_{IH} = 2 V,$	I <sub>OH</sub> = -12 mA	1.85	2.3		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = 12 mA		0.8	1.05	V
V <sub>OD</sub>	Differential output voltage <sup>(2)</sup>			0.95	1.5		V
V <sub>OC</sub>	Common-mode output voltage	R <sub>1</sub> = 100 Ω		1.3	1.55	1.8	V
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage <sup>(2)</sup>					±0.2	V
I <sub>O</sub>	Output current with power off	$V_{\rm O} = -0.25$ V or 6 V,	$V_{CC} = 0$			±100	μA
I <sub>OZ</sub>	Off-state (high-impedance state) output current	$V_{\rm O} = -0.25$ V or 6 V,	$G = 0.8 V \text{ or } \overline{G} = 2 V$			±100	μΑ
I <sub>H</sub>	High-level input current	V <sub>CC</sub> = 0 or 3 V,	V <sub>I</sub> = 5.5 V			10	μA
IL.	Low-level input current	V <sub>CC</sub> = 3.6 V,	V <sub>1</sub> = 0			-10	μA
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> = 3.6 V,	$V_0 = 0$			-200	mA
I <sub>CC</sub>	Supply current (all drivers)	$V_I = V_{CC}$ or GND,	No load			100	μA
C <sub>pd</sub>	Power-dissipation capacitance (all drivers) <sup>(3)</sup>	No load			160		pF

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2)  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

(3)  $C_{pd}$  determines the no-load dynamic current consumption.  $I_S = C_{pd} \times V_{CC} \times f + I_{CC}$ 

# AM26LV31C, AM26LV31I LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE DRIVERS SLLS201G-MAY 1995-REVISED MAY 2005



**Switching Characteristics** 

 $V_{CC}$  = 3.3 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 2	4	8	12	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output		4	8	12	ns
t <sub>t</sub>	Transition time (t <sub>r</sub> or t <sub>f</sub> )			3		ns
SR	Slew rate, single-ended output voltage	See Note <sup>(2)</sup> and Figure 2		0.3	1	V/ns
t <sub>PZH</sub>	Output-enable time to high level	See Figure 3		10	20	ns
t <sub>PZL</sub>	Output-enable time to low level	See Figure 4		10	20	ns
t <sub>PHZ</sub>	Output-disable time from high level	See Figure 3		10	20	ns
t <sub>PLZ</sub>	Output-disable time from low level	See Figure 4		10	20	ns
t <sub>sk(p)</sub>	Pulse skew	f = 32  MHz, See Note <sup>(3)</sup>		0.5	1.5	ns
t <sub>sk(o)</sub>	Skew limit	f = 32 MHz			1.5	ns
t <sub>sk(lim)</sub>	Skew limit (device to device)	f = 32  MHz, See Note <sup>(4)</sup>			3	ns

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. Slew rate is defined by: (1)

(2)

$$SR = \frac{90\%(V_{OH} - V_{OL}) - 10\%(V_{OH} - V_{OL})}{t_{\star}}, \text{ the differential slew rate of } V_{OD} \text{ is } 2 \times SR.$$

(3) Pulse skew is defined as the |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.
(4) Skew limit (device to device) is the maximum difference in propagation delay times between any two channels of any two devices.

SLLS201G-MAY 1995-REVISED MAY 2005

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 32 MHz,  $Z_O \approx 50 \Omega$ , 50% duty cycle,  $t_r$  and  $t_f \le 2$  ns.

Figure 2. Test Circuit and Voltage Waveforms, t<sub>PHL</sub> and t<sub>PLH</sub>

SLLS201G-MAY 1995-REVISED MAY 2005



## PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz,  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r$  and  $t_f$  (10% to 90%)  $\leq$  2 ns.
  - C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform to  $\overline{G}$ .

#### Figure 3. Test Circuit and Voltage Waveforms, $t_{PZH}$ and $t_{PHZ}$

SLLS201G-MAY 1995-REVISED MAY 2005

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz,  $Z_O = 50 \ \Omega$ , 50% duty cycle,  $t_r$  and  $t_f$  (10% to 90%)  $\leq$  2 ns.
  - C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform to  $\overline{G}$ .

#### Figure 4. Test Circuit and Voltage Waveforms, t<sub>PZL</sub> and t<sub>PLZ</sub>



17-Mar-2017

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AM26LV31CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LV31C	Samples
AM26LV31CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LV31	Samples
AM26LV31ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-45 to 85	AM26LV31I	Samples
AM26LV31IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-45 to 85	AM26LV31I	Samples
AM26LV31IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-45 to 85	AM26LV31I	Samples
AM26LV31INSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-45 to 85	26LV31I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

 $\label{eq:TBD: The Pb-Free/Green conversion plan has not been defined.$ 

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



# PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV31CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31CDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31CDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31INSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Aug-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LV31CDR	SOIC	D	16	2500	333.2	345.9	28.6
AM26LV31CDR	SOIC	D	16	2500	364.0	364.0	27.0
AM26LV31CDRG4	SOIC	D	16	2500	333.2	345.9	28.6
AM26LV31IDR	SOIC	D	16	2500	333.2	345.9	28.6
AM26LV31INSR	SO	NS	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated