











TLV1117

SLVS561L - DECEMBER 2004-REVISED OCTOBER 2014

TLV1117 Adjustable and Fixed Low-Dropout Voltage Regulator

Features

- 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and Adjustable-Output Voltage Options
- Output Current of 800 mA
- Specified Dropout Voltage at Multiple **Current Levels**
- 0.2% Line Regulation Maximum
- 0.4% Load Regulation Maximum

Applications

- Electronic Points of Sale
- Medical, Health, and Fitness Applications
- **Printers**
- Appliances and White Goods
- TV Set-Top Boxes

3 Description

The TLV1117 device is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.

Device Information

ORDER NUMBER	PACKAGE (PIN)	BODY SIZE
TLV1117DCY	SOT-223 (4)	6.50 mm × 3.50 mm
TLV1117DRJ	SON (8)	4.00 mm × 4.00 mm
TLV1117KVU	TO-252 (3)	6.60 mm × 6.10 mm
TLV1117KCS	TO-220 (3)	10.16 mm × 8.70 mm
TLV1117KCT	TO-220 (3)	10.16 mm × 8.59 mm
TLV1117KTT	DDPAK, TO-263 (3)	10.18 mm × 8.41 mm

Simplified Schematic






Table of Contents

Fea	atures 1		8.1 Overview	10
Ap	plications 1		8.2 Functional Block Diagram	10
•	scription 1		8.3 Feature Description	10
	nplified Schematic1		8.4 Device Functional Modes	10
	vision History2	9	Application and Implementation	12
	Configuration and Functions		9.1 Typical Application	12
	ecifications4	10	Power Supply Recommendations	13
-	Absolute Maximum Ratings4	11	Layout	13
7.1	5		11.1 Layout Guidelines	13
7.2			11.2 Layout Example	13
7.4		12	Device and Documentation Support	14
	TLV1117C Electrical Characteristics		12.1 Trademarks	14
7.6			12.2 Electrostatic Discharge Caution	14
	Typical Characteristics		12.3 Glossary	14
	tailed Description 10	13	Mechanical, Packaging, and Orderable Information	14
Det	tailed Description 10	13		

Changes from Revision K (April 2013) to Revision L

•	Updated data sheet to new TI standards – no specification changes.	. •
•	Deleted Ordering Information table.	. •
•	Added Applications.	
	Added Device and Documentation Support section.	
•	Added Mechanical, Packaging, and Orderable Information section	14

5 Revision History

Changes from Revision J (April 2013) to Revision K

Page


Added additional package options.
 Added ESD warning.

Submit Documentation Feedback

Copyright © 2004–2014, Texas Instruments Incorporated



6 Pin Configuration and Functions



(1) $V_{\mbox{\footnotesize{IN}}}$ pins (2, 3, 4) must be connected together.

Table 1. Pin Functions

	I	PIN				TYPE	DESCRIPTION			
NAME	KTT	KVU	DCY	DRJ	КСТ	ITPE	DESCRIPTION			
ADJ/GND	1	1	1	1	1	I/O	Output voltage adjustment pin. Connect to a resistor divider.			
INPUT	3	3	3	2, 3, 4	3	I	Voltage input			
OUTPUT	2	2	2	5, 6, 7	2	0	Voltage output			
NC	-	-	ı	8	-	-	No connect			

⁽²⁾ V_{OUT} pins (5, 6, 7) must be connected together.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Continuous input voltage		16	V
TJ	Operating virtual-junction temperature		150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT		
T _{stg}	Storage temperature rang	torage temperature range					
V	Clastrostatia diasharma	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2500	W		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1500	V		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN ⁽¹⁾	MAX	UNIT
		TLV1117	2.7	15	
		TLV1117-15	2.9	15	
V _{IN}	lanut valtage	TLV1117-18	3.2	15	V
	Input voltage	TLV1117-25	3.9	15	V
		TLV1117-33	4.7	15	
		TLV1117-50	6.4	15	
lo	Output current			0.8	Α
_	On a rating virtual impation to magneture	TLV1117C	0	125	°C
T_J	Operating virtual-junction temperature	TLV1117I	-40	125	°C

⁽¹⁾ The input-to-output differential across the regulator should provide for some margin against regulator operation at the maximum dropout (for a particular current value). This margin is needed to account for tolerances in both the input voltage (lower limit) and the output voltage (upper limit). The absolute minimum V_{IN} for a desired maximum output current can be calculated by the following:
V_{IN(min)} = V_{OUT(max)} + V_{DO(max at rated current)}



7.4 Thermal Information

					TLV111	7			
	THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾		erFlex						UNITS
			KTP (3 PINS)	DRJ (8 PINS)	DCY (4 PINS)	KVU (3 PINS)	KCS, KCT (3 PINS)	KTT (3 PINS)	Omio
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.6	49.2	38.3	104.3	50.9	30.1	27.5	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	34.7	60.6	36.5	53.7	57.9	44.6	43.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	3.2	3.1	60.5	5.7	34.8	1.2	17.3	
Ψлт	Junction-to-top characterization parameter	5.9	8.7	0.2	3.1	6	5	2.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.1	3	12	5.5	23.7	1.2	9.3	0,77
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	3	3	4.7	n/a	0.4	0.4	0.3	
$R_{\theta JP}$	Thermal resistance between the die junction and the bottom of the exposed pad.	2.7	1.4	1.78	n/a	n/a	3	1.94	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953. For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A) / \theta J_A$. Operating at the absolute maximum T_J of 150°C can affect reliability.



7.5 TLV1117C Electrical Characteristics

 $T_J = 0$ °C to 125°C, all typical values are at $T_J = 25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	•	MIN	TYP	MAX	UNIT
Defended and M	V _{IN} – V _{OUT} = 2 V, I _{OUT} = 10 mA, T _J = 25°C	T11/4447	1.238	1.25	1.262	
Reference voltage, V _{REF}	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V}, I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$	TLV1117	1.225	1.25	1.27	
	V _{IN} = 3.5 V, I _{OUT} = 10 mA, T _J = 25°C	1.485	1.5	1.515		
Reference voltage, V _{REF} Output voltage, V _{OUT} Line regulation Load regulation Dropout voltage, V _{DO} (2) Current limit Minimum load current Quiescent current Thermal regulation Ripple rejection ADJ pin current Change in ADJ pin current Temperature stability Long-term stability Output noise voltage	V _{IN} = 2.9 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-15	1.455	1.5	1.545	
	V _{IN} = 3.8 V, I _{OUT} = 10 mA, T _J = 25°C	TLV1117-18	1.782	1.8	1.818	
	V _{IN} = 3.2 V to 10 V, I _{OUT} = 0 to 800 mA	1.746	1.8	1.854		
Output wells as M	V _{IN} = 4.5 V, I _{OUT} = 10 mA, T _J = 25°C	TI \ /4.447.05	2.475	2.5	2.525	V
Output voltage, v _{OUT}	V _{IN} = 3.9 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-25	2.450	2.5	2.550	
	V _{IN} = 5 V, I _{OUT} = 10 mA, T _J = 25°C	TI \ /4.447.00	3.267	3.3	3.333	
	V _{IN} = 4.75 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-33	3.235	3.3	3.365	
	V _{IN} = 7 V, I _{OUT} = 10 mA, T _J = 25°C	TI) /4.4.7. FO	4.950	5.0	5.050	
Current limit Minimum load current Chermal regulation Cipple rejection ADJ pin current Change in ADJ pin current	V _{IN} = 6.5 V to 12 V, I _{OUT} = 0 to 800 mA	TLV1117-50	4.900	5.0	5.100	
	I _{OUT} = 10 mA, V _{IN} – V _{OUT} = 1.5 V to 13.75 V	TLV1117		0.035%	0.2%	_
	I _{OUT} = 0 mA, V _{IN} = 2.9 V to 10 V	TLV1117-15		1	6	
line menulation	I _{OUT} = 0 mA, V _{IN} = 3.2 V to 10 V	TLV1117-18		1	6	
Line regulation	$I_{OUT} = 0$ mA, $V_{IN} = 3.9$ V to 10 V	TLV1117-25		1	6	mV
	I _{OUT} = 0 mA, V _{IN} = 4.75 V to 15 V	TLV1117-33		1	6	
	I _{OUT} = 0 mA, V _{IN} = 6.5 V to 15 V	TLV1117-50		1	10	
	$I_{OUT} = 10 \text{ mA to } 800 \text{ mA}, V_{IN} - V_{OUT} = 3 \text{ V}$	TLV1117		0.2%	0.4%	_
	I _{OUT} = 0 to 800 mA, V _{IN} = 2.9 V	TLV1117-15		1	10	
Load regulation	I _{OUT} = 0 to 800 mA, V _{IN} = 3.2 V	TLV1117-18		1	10	
Load regulation	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 3.9 \text{ V}$	TLV1117-25		1	10	mV
	I _{OUT} = 0 to 800 mA, V _{IN} = 4.75 V	TLV1117-33		1	10	
Line regulation Load regulation Dropout voltage, V _{DO} (2) Current limit Minimum load current Quiescent current Thermal regulation Ripple rejection ADJ pin current Change in ADJ pin current Temperature stability Long-term stability	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 6.5 \text{ V}$	TLV1117-50		1	15	
	I _{OUT} = 100 mA			1.1	1.2	
Dropout voltage, V _{DO} (2)	I _{OUT} = 500 mA			1.15	1.25	V
	I _{OUT} = 800 mA			1.2	1.3	
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_J = 25^{\circ}C^{(3)}$		0.8	1.2	1.6	Α
Minimum load current	V _{IN} = 15 V	TLV1117		1.7	5	mA
Quiescent current	V _{IN} ≤ 15 V	All fixed-voltage options		5	10	mA
Thermal regulation	30-ms pulse, T _A = 25°C			0.01	0.1	%/W
Ripple rejection	$V_{IN} - V_{OUT} = 3 \text{ V}, V_{ripple} = 1 \text{ V}_{pp}, f = 120 \text{ Hz}$		60	75		dB
ADJ pin current				80	120	μΑ
Change in ADJ pin current	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V}, I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$			0.2	5	μΑ
Temperature stability	T _J = full range			0.5%		
Long-term stability	1000 hrs, No load, T _A = 125°C			0.3%		
	f = 10 Hz to 100 kHz			0.003%		_

⁽¹⁾ All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

Submit Documentation Feedback

Copyright © 2004-2014, Texas Instruments Incorporated

 ⁽²⁾ Dropout is defined as the V_{IN} to V_{OUT} differential at which V_{OUT} drops 100 mV below the value of V_{OUT}, measured at V_{IN} = V_{OUT(nom)} + 1.5 V.
 (3) Current limit test specified under recommended operating conditions.



7.6 TLV1117I Electrical Characteristics

 $T_J = -40$ °C to 125°C, all typical values are at $T_J = 25$ °C (unless otherwise noted)


PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
Deference voltage \/	$V_{IN} - V_{OUT} = 2 \text{ V}, I_{OUT} = 10 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	TI \/4447	1.238	1.25	1.262	
Reference voltage, v _{REF}	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V}, I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$	TLV1117	1.200	1.25	1.29	
	V _{IN} = 3.5 V, I _{OUT} = 10 mA, T _J = 25°C	1.485	1.5	1.515		
	V _{IN} = 2.9 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-15	1.44	1.5	1.56	
Output voltage, V _{OUT} Line regulation Load regulation	V _{IN} = 3.8 V, I _{OUT} = 10 mA, T _J = 25°C	TI \/4447.40	1.782	1.8	1.818	
	V _{IN} = 3.2 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-18	1.728	1.8	1.872	\/
Reference voltage, V _{REF} Output voltage, V _{OUT} Line regulation Load regulation Dropout voltage, V _{DO} (2) Current limit Minimum load current Quiescent current Thermal regulation Ripple rejection ADJ pin current Change in ADJ pin current Temperature stability Long-term stability Output noise voltage	$V_{IN} = 4.5 \text{ V}, I_{OUT} = 10 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	TL \/4447.05	2.475	2.5	2.525	V
	V _{IN} = 3.9 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-25	2.4	2.5	2.6	
	V _{IN} = 5 V, I _{OUT} = 10 mA, T _J = 25°C	TI \/4447.00	3.267	3.3	3.333	
	V _{IN} = 4.75 V to 10 V, I _{OUT} = 0 to 800 mA	TLV1117-33	3.168	3.3	3.432	
	V _{IN} = 7 V, I _{OUT} = 10 mA, T _J = 25°C	TI \/4447.50	4.95	5.0	5.05	
	V _{IN} = 6.5 V to 12 V, I _{OUT} = 0 to 800 mA	TLV1117-50	4.80	5.0	5.20	
	$I_{OUT} = 10 \text{ mA}, V_{IN} - V_{OUT} = 1.5 \text{ V to } 13.75 \text{ V}$	TLV1117		0.035%	0.3%	_
	I _{OUT} = 0 mA, V _{IN} = 2.9 V to 10 V	TLV1117-15		1	10	
Line regulation	I _{OUT} = 0 mA, V _{IN} = 3.2 V to 10 V	TLV1117-18		1	10	
Line regulation	I _{OUT} = 0 mA, V _{IN} = 3.9 V to 10 V	TLV1117-25		1	10	mV
	I _{OUT} = 0 mA, V _{IN} = 4.75 V to 15 V	TLV1117-33		1	10	
	I _{OUT} = 0 mA, V _{IN} = 6.5 V to 15 V	TLV1117-50		1	15	
	I_{OUT} = 10 mA to 800 mA, $V_{IN} - V_{OUT}$ = 3 V	TLV1117		0.2%	0.5%	_
Load regulation	I _{OUT} = 0 to 800 mA, V _{IN} = 2.9 V	TLV1117-15		1	15	
Lood regulation	I _{OUT} = 0 to 800 mA, V _{IN} = 3.2 V	TLV1117-18		1	15	
Load regulation	I _{OUT} = 0 to 800 mA, V _{IN} = 3.9 V	TLV1117-25		1	15	mV
	I _{OUT} = 0 to 800 mA, V _{IN} = 4.75 V	TLV1117-33		1	15	
Load regulation	I _{OUT} = 0 to 800 mA, V _{IN} = 6.5 V	TLV1117-50		1	20	
	I _{OUT} = 100 mA			1.1	1.3	
Dropout voltage, V _{DO} (2)	I _{OUT} = 500 mA			1.15	1.35	V
	I _{OUT} = 800 mA			1.2	1.4	
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_J = 25^{\circ}\text{C}^{(3)}$		0.8	1.2	1.6	Α
Minimum load current	V _{IN} = 15 V	TLV1117		1.7	5	mA
Quiescent current	V _{IN} ≤ 15 V	All fixed-voltage options		5	15	mA
Thermal regulation	30-ms pulse, T _A = 25°C			0.01	0.1	%/W
Ripple rejection	$V_{IN} - V_{OUT} = 3 \text{ V}, V_{ripple} = 1 \text{ V}_{pp}, f = 120 \text{ Hz}$		60	75		dB
ADJ pin current				80	120	μΑ
Change in ADJ pin current	$V_{IN} = 3.5 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{IN} = 2.9 \text{ V to } 10 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $V_{IN} = 3.8 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{IN} = 3.2 \text{ V to } 10 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $V_{IN} = 3.2 \text{ V to } 10 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $V_{IN} = 4.5 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{IN} = 3.9 \text{ V to } 10 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $V_{IN} = 5 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{IN} = 4.75 \text{ V to } 10 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $V_{IN} = 7 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{IN} = 6.5 \text{ V to } 12 \text{ V, } I_{OUT} = 0 \text{ to } 800 \text{ mA}$ $I_{OUT} = 10 \text{ mA, } V_{IN} = 2.9 \text{ V to } 10 \text{ V}$ $I_{OUT} = 0 \text{ mA, } V_{IN} = 3.2 \text{ V to } 10 \text{ V}$ $I_{OUT} = 0 \text{ mA, } V_{IN} = 3.2 \text{ V to } 10 \text{ V}$ $I_{OUT} = 0 \text{ mA, } V_{IN} = 4.75 \text{ V to } 15 \text{ V}$ $I_{OUT} = 0 \text{ mA, } V_{IN} = 4.75 \text{ V to } 15 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 2.9 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 2.9 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 3.2 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 3.2 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 3.2 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 3.2 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 4.75 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 6.5 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 6.5 \text{ V}$ $I_{OUT} = 0 \text{ to } 800 \text{ mA, } V_{IN} = 6.5 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $I_{OUT} = 500 \text{ mA}$ $I_{OUT} = 500 \text{ mA}$ $I_{OUT} = 500 \text{ mA}$ $I_{OUT} = 100 \text{ mA}$ $I_{OUT} = 1$			0.2	10	μΑ
Temperature stability	T _J = full range			0.5%		
Long-term stability	1000 hrs, No load, T _A = 125°C			0.3%		_
Output noise voltage (% of V _{OUT})	f = 10 Hz to 100 kHz			0.003%		_

⁽¹⁾ All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

 ⁽²⁾ Dropout is defined as the V_{IN} to V_{OUT} differential at which V_{OUT} drops 100 mV below the value of V_{OUT}, measured at V_{IN} = V_{OUT(nom)} + 1.5 V.
 (3) Current limit test specified under recommended operating conditions




7.7 Typical Characteristics





Typical Characteristics (continued)



Copyright © 2004–2014, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The TLV1117 device is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.


The TLV1117 device is designed to be stable with tantalum and aluminum electrolytic output capacitors having an ESR between 0.2 Ω and 10 Ω .

Unlike pnp-type regulators, in which up to 10% of the output current is wasted as quiescent current, the quiescent current of the TLV1117 device flows into the load, increasing efficiency.

The TLV1117C device is characterized for operation over the virtual junction temperature range of 0°C to 125°C, and the TLV1117I device is characterized for operation over the virtual junction temperature range of –40°C to 125°C.

8.2 Functional Block Diagram

Functional Block Diagram



8.3 Feature Description

8.3.1 NPN Output Drive

NPN output topology provides lower output impedance than most LDOs. However, an output capacitor is required. To support maximum current and lowest temperature, 1.4-V headroom is recommended (less for lower currents) $(V_1 - V_0)$.

8.3.2 Overload Block

Current limiting and over temperature shutdown protects against overload or under heat sinking.

8.3.3 Programmable Feedback

Op amp with 1.25-V offset input at the ADJUST pin provides easy output voltage programming. For current regulation applications, a single resistor whose resistance value is 1.25 V / IOUT and power rating is greater than $(1.25 \text{ V})^2$ / R should be used. For voltage regulation applications, two resistors set the output voltage.

8.4 Device Functional Modes

8.4.1 Normal operation

The device OUTPUT pin will source current necessary to make OUTPUT pin 1.25 V greater than ADJUST terminal to provide output regulation.



Device Functional Modes (continued)

8.4.2 Operation With Low Input Voltage

The adjustable version of the device requires 1-V headroom $(V_1 - V_0)$ to operate in regulation. With less headroom, the device may drop out and OUTPUT voltage will be INPUT voltage minus drop out voltage.

8.4.3 Operation at Light Loads

The device passes its bias current to the OUTPUT pin. The load or feedback must consume this minimum current for regulation or the output may be too high.

8.4.4 Operation in Self Protection

When an overload occurs the device will shut down the output stage or reduce the output current to prevent device damage. The device will automatically reset from the overload. The output may be reduced or alternate between on and off until the overload is removed.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Typical Application




Figure 9. Basic Adjustable Regulator

The adjustable version of the TLV1117 will take a 2.7 to 15-V input. The voltage V_{REF} refers to the voltage between the output and the ADJUST pin, typically 1.25 V. The V_{REF} voltage causes a current to flow across R1, which is the same current that will flow across R2 (minus the negligible 50- μ A I_{ADJ}). Therefore, R2 can be adjusted to create a larger voltage drop from GND and set the output voltage. The output voltage equation is described in *Detailed Design Procedure*.

9.1.1 Design Requirements

- (A) Output capacitor selection is critical for regulator stability. Larger C_{OUT} values benefit the regulator by improving transient response and loop stability. This device is designed to be stable with tantalum and aluminum electrolytic output capacitors having an ESR between 0.2 Ω and 10 Ω.
- (B) C_{ADJ} can be used to improve ripple rejection. If C_{ADJ} is used, a C_{OUT} that is larger in value than C_{ADJ} must be used.
- (C) C_{IN} is recommended if TLV1117 device is not located near the power-supply filter.
- (D) An external diode is recommended to protect the regulator if the input instantaneously is shorted to GND.

9.1.2 Detailed Design Procedure

The output voltage can be calculated as shown in Figure 10:

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1} \right) + \left(I_{ADJ} \times R2 \right)$$


Figure 10.

 I_{ADJ} can be neglected in most applications because its value is approximately 80 μA .



Typical Application (continued)

9.1.3 Application Curves



10 Power Supply Recommendations

The fixed and adjustable versions of the TLV1117 have different recommended ranges of operating voltage. Refer to *Recommended Operating Conditions* for specific operating ranges.

11 Layout

11.1 Layout Guidelines

One or two input capacitors are recommended if the TLV1117 is not located near its power supply output filter capacitor. These capacitors can filter high-frequency noise and mitigate brief voltage surges from the input. Traces on the input and output pins of the device should be wide enough to support the full range of current needed in the application to minimize IxR drop.

11.2 Layout Example




Figure 12. Layout Example

Copyright © 2004–2014, Texas Instruments Incorporated

Product Folder Links: *TLV1117*



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: TLV1117

Copyright © 2004-2014, Texas Instruments Incorporated





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-15CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T2	Sample
TLV1117-15CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T2	Sample
TLV1117-15CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T2	Sample
TLV1117-15CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYH	Sample
TLV1117-15IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	Т3	Sample
TLV1117-15IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	Т3	Sample
TLV1117-15IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	ZF15	Sample
TLV1117-18CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T4	Sample
TLV1117-18CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T4	Sample
TLV1117-18CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T4	Sample
TLV1117-18CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	T4	Sample
TLV1117-18CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYK	Sample
TLV1117-18CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 125	ZE18	Sample
TLV1117-18IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	T5	Sample
TLV1117-18IDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	T5	Sample
TLV1117-18IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	T5	Sample
TLV1117-18IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	T5	Sample





www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-18IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYL	Samples
TLV1117-18IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	ZF18	Samples
TLV1117-25CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	Т6	Sample
TLV1117-25CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	Т6	Sample
TLV1117-25CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	Т6	Sample
TLV1117-25CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 125	ZE25	Sample
TLV1117-25IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Sample
TLV1117-25IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Sample
TLV1117-25IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYN	Sample
TLV1117-25IKCS	PREVIEW	TO-220	KCS	3	50	TBD	Call TI	Call TI	-40 to 125		
TLV1117-33CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V3	Sample
TLV1117-33CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V3	Sample
TLV1117-33CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V3	Sample
TLV1117-33CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V3	Sample
TLV1117-33CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYP	Sample
TLV1117-33CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 125	ZE33	Sample
TLV1117-33IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	(V3 ~ VS)	Sample
TLV1117-33IDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	(V3 ~ VS)	Sample



www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-33IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYR	Sample
TLV1117-33IDRJRG4	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYR	Samples
TLV1117-33IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	ZF33	Samples
TLV1117-50CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	VT	Sample
TLV1117-50CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZE50	Samples
TLV1117-50CDRJRG4	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZE50	Samples
TLV1117-50CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 125	ZE50	Sample
TLV1117-50IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	VU	Sample
TLV1117-50IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	VU	Sample
TLV1117-50IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	VU	Samples
TLV1117-50IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	Sample
TLV1117-50IDRJRG4	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	Sample
TLV1117-50IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	ZF50	Sample





www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V4	Sample
TLV1117CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V4	Samples
TLV1117CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V4	Samples
TLV1117CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	V4	Samples
TLV1117CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYS	Samples
TLV1117CKCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKCSE3	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKCT	ACTIVE	TO-220	KCT	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKTTR	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	0 to 125	TLV1117C	Samples
TLV1117CKTTRG3	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	0 to 125	TLV1117C	Samples
TLV1117CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 125	TV1117	Samples
TLV1117IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYT	Samples
TLV1117IKCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type -40 to 125		TLV1117I	Samples
TLV1117IKCSE3	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 125	TLV1117I	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV1117IKTTR	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 125	TLV1117I	Samples
TLV1117IKTTRG3	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 125	TLV1117I	Samples
TLV1117IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	TY1117	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Apr-2017

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-15CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-15CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-15CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-15IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-15IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-15IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-15IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-18CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	1.5	12.0	Q3
TLV1117-18CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-18CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-18CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-18IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	1.5	12.0	Q3
TLV1117-18IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-18IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-18IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-18IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-25CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Apr-2017

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-25IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-25IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-25IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-33CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-33IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	1.5	12.0	Q3
TLV1117CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117CKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	1.5	12.0	Q3
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117IKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TLV1117IKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.1	4.9	16.0	24.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2



www.ti.com 7-Apr-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-15CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-15CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-15CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-15IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-15IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-15IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-15IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-18CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-18CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-18CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-18CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-18IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-18IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-18IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-18IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-18IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-25CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-25IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0




PACKAGE MATERIALS INFORMATION

www.ti.com 7-Apr-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-25IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-33CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-33IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117CKTTR	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0
TLV1117CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117IKTTR	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0
TLV1117IKTTR	DDPAK/TO-263	KTT	3	500	350.0	334.0	47.0
TLV1117IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0

DRJ (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-229 variation WGGB.



DRJ (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206882/F 01/11

NOTE: All linear dimensions are in millimeters



DRJ (S-PWSON-N8)

SMALL PACKAGE OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with electropolish and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances and vias tenting recommendations for vias placed in the thermal pad.



KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- ⚠ Falls within JEDEC T0—263 variation AA, except minimum lead thickness and minimum exposed pad length.



KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

DCY (R-PDSO-G4)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.








NOTES:


- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 Reference JEDEC registration TO-220.





KCT (R-PSFM-T3)


PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
- D. All lead dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.
- The chamfer is optional.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC TO-220 variation AB, except minimum tab thickness.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205521-2/E







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Shape may vary per different assembly sites.

 4. Reference JEDEC registration TO-252.






NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.