

LMC6492 Dual/LMC6494 Quad CMOS Rail-to-Rail Input and Output Operational Amplifier

Check for Samples: LMC6492, LMC6494

FEATURES

(Typical Unless Otherwise Noted)

- Rail-to-Rail Input Common-Mode Voltage Range, Ensured Over Temperature
- Rail-to-Rail Output Swing within 20 mV of Supply Rail, 100 kΩ Load
- Operates from 5V to 15V Supply
- **Excellent CMRR and PSRR 82 dB**
- **Ultra Low Input Current 150 fA**
- High Voltage Gain ($R_1 = 100 \text{ k}\Omega$) 120 dB
- Low Supply Current (@ $V_S = 5V$) 500 μA/Amplifier
- Low Offset Voltage Drift 1.0 μV/°C

APPLICATIONS

- **Automotive Transducer Amplifier**
- **Pressure Sensor**
- Oxygen Sensor
- **Temperature Sensor**
- **Speed Sensor**

Connection Diagram




Figure 1. 8-Pin PDIP/SOIC - Top View

DESCRIPTION

The LMC6492/LMC6494 amplifiers were specifically developed for single supply applications that operate from -40°C to +125°C. This feature is well-suited for automotive systems because of the wide temperature range. A unique design topology enables the LMC6492/LMC6494 common-mode voltage range to accommodate input signals beyond the rails. This eliminates non-linear output errors due to input signals exceeding a traditionally limited commonmode voltage range. The LMC6492/LMC6494 signal range has a high CMRR of 82 dB for excellent accuracy in non-inverting circuit configurations.

LMC6492/LMC6494 rail-to-rail input complemented by rail-to-rail output swing. This assures maximum dynamic signal range which is particularly important in 5V systems.

Ultra-low input current of 150 fA and 120 dB open loop gain provide high accuracy and direct interfacing with high impedance sources.




Figure 2. 14-Pin PDIP/SOIC - Top View

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

| ESD Tolerance ⁽³⁾ | 2000V |
|---|------------------------------|
| Differential Input Voltage | ±Supply Voltage |
| Voltage at Input/Output Pin | $(V^+) + 0.3V, (V^-) - 0.3V$ |
| Supply Voltage (V ⁺ - V ⁻) | 16V |
| Current at Input Pin | ±5 mA |
| Current at Output Pin ⁽⁴⁾ | ±30 mA |
| Current at Power Supply Pin | 40 mA |
| Lead Temp. (Soldering, 10 sec.) | 260°C |
| Storage Temperature Range | −65°C to +150°C |
| Junction Temperature ⁽⁵⁾ | 150°C |
| | |

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.
- Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of ±30 mA over long term may adversely
- The maximum power dissipation is a function of T_{J(max)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Conditions(1)

| Supply Voltage | 2.5V ≤ V ⁺ ≤ 15.5V | |
|---------------------------------------|-------------------------------|----------------------------------|
| Junction Temperature Range | LMC6492AE, LMC6492BE | -40°C ≤ T _J ≤ +125°C |
| | LMC6494AE, LMC6494BE | -40 °C $\leq T_J \leq +125$ °C |
| Thermal Resistance (θ _{JA}) | P Package, 8-Pin PDIP | 108°C/W |
| | D Package, 8-Pin SOIC | 171°C/W |
| | P Package, 14-Pin PDIP | 78°C/W |
| | D Package, 14-Pin SOIC | 118°C/W |

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

DC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . Boldface limits apply at the temperature extremes

| | | | | LMC6492AE | LMC6492BE | |
|-------------------|----------------------|--------------------|--------------------|----------------------|----------------------|--------|
| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6494AE | LMC6494BE | Units |
| | | | | Limit ⁽²⁾ | Limit ⁽²⁾ | |
| Vos | Input Offset Voltage | | 0.11 | 3.0 | 6.0 | mV |
| | | | | 3.8 | 6.8 | max |
| TCV _{OS} | Input Offset Voltage | | 1.0 | | | μV/°C |
| | Average Drift | | | | | |
| I _B | Input Bias Current | See ⁽³⁾ | 0.15 | 200 | 200 | pA max |
| Ios | Input Offset Current | See ⁽³⁾ | 0.075 | 100 | 100 | pA max |
| R _{IN} | Input Resistance | | >10 | | | Tera Ω |

- Typical Values represent the most likely parametric norm.
- All limits are specified by testing or statistical analysis.
- (3)Specified limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.

Submit Documentation Feedback Product Folder Links: LMC6492 LMC6494



DC Electrical Characteristics (continued)

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes

| Symbol | Parameter | Conditio | ons | Тур ⁽¹⁾ | LMC6492AE LMC6494AE Limit ⁽²⁾ | LMC6492BE LMC6494BE Limit ⁽²⁾ | Units |
|-----------------|------------------------------|--|---------|----------------------|--|--|-----------|
| C _{IN} | Common-Mode | | | 3 | | | pF |
| OMBB | Input Capacitance | 0)/ <)/ < 45)/ | | 00 | 05 | 00 | -ID |
| CMRR | Common-Mode | $0V \le V_{CM} \le 15V$ $V^+ = 15V$ | | 82 | 65 | 63 | dB min |
| | Rejection Ratio | | | 00 | 60 | 58 | |
| | | $0V \le V_{CM} \le 5V$ | | 82 | 65 60 | 63 58 | |
| +PSRR | Positive Power Supply | 5V ≤ V ⁺ ≤ 15V, | | 82 | 65 | 63 | dB |
| TI OIKIK | Rejection Ratio | $V_{O} = 2.5V$ | | 02 | 60 | 58 | min |
| -PSRR | Negative Power Supply | $0V \le V^- \le -10V$, | | 82 | 65 | 63 | dB |
| TORK | Rejection Ratio | $V_{O} = 2.5V$ | | 02 | 60 | 58 | min |
| V _{CM} | Input Common-Mode | $V^{+} = 5V \text{ and } 15V$ | | V ⁻ -0.3 | -0.25 | -0.25 | V |
| - CIVI | Voltage Range | For CMRR ≥ 50 dB | | . 0.0 | 0.23 | 0.25 | max |
| | . s.ago rango | . 3. 3 | | V ⁺ + 0.3 | V ⁺ + 0.25 | V ⁺ + 0.25 | V |
| | | | | V 1 0.0 | V+ | V+ | min |
| A _V | Large Signal Voltage Gain | $R_L = 2 \text{ k}\Omega$: (4) Sourcing | | 300 | | , | V/mV |
| , .v | Largo Oighar Vollago Cam | | Sinking | 40 | | | min |
| Vo | Output Swing | V ⁺ = 5V | | 4.9 | 4.8 | 4.8 | V |
| .0 | Output Ownig | $R_L = 2 k\Omega \text{ to } V^+/2$ | | 4.0 | 4.7 | 4.7 | min |
| | | | | 0.1 | 0.18 | 0.18 | V |
| | | | | 0.1 | 0.24 | 0.24 | max |
| | | V ⁺ = 5V | | 4.7 | 4.5 | 4.5 | V |
| | | $R_L = 600\Omega \text{ to V}^+/2$ | | | 4.24 | 4.24 | min |
| | | | | 0.3 | 0.5 | 0.5 | V |
| | | | | | 0.65 | 0.65 | max |
| | | V ⁺ = 15V | | 14.7 | 14.4 | 14.4 | V |
| | | $R_L = 2 k\Omega \text{ to } V^+/2$ | | | 14.0 | 14.0 | min |
| | | | | 0.16 | 0.35 | 0.35 | V |
| | | | | | 0.5 | 0.5 | max |
| | | V ⁺ = 15V | | 14.1 | 13.4 | 13.4 | V |
| | | $R_L = 600\Omega$ to $V^+/2$ | | | 13.0 | 13.0 | min |
| | | _ | | 0.5 | 1.0 | 1.0 | V |
| | | | | | 1.5 | 1.5 | max |
| I _{SC} | Output Short Circuit Current | Sourcing, V _O = 0V | | 25 | 16 | 16 | |
| | | - | | | 10 | 10 | |
| | V ⁺ = 5V | Sinking, V _O = 5V | | 22 | 11 | 11 | |
| | | | | | 8 | 8 | mA |
| I _{SC} | Output Short Circuit Current | Sourcing, V _O = 0V | | 30 | 28 | 28 | min |
| | | - | | | 20 | 20 | |
| | V ⁺ = 15V | Sinking, $V_O = 5V^{(5)}$ | 30 | 30 | 30 | | |
| | | | | | 22 | 22 | |

⁽⁴⁾ $V^+ = 15V$, $V_{CM} = 7.5V$ and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_O \le 11.5V$. For Sinking tests, $3.5V \le V_O \le 7.5V$. (5) Do not short circuit output to V^+ , when V^+ is greater than 13V or reliability will be adversely affected.



DC Electrical Characteristics (continued)

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6492AE LMC6494AE | LMC6492BE LMC6494BE | Units |
|--------|----------------|---------------------------|--------------------|------------------------|------------------------|-------|
| | | | | Limit ⁽²⁾ | Limit ⁽²⁾ | |
| Is | Supply Current | LMC6492 | 1.0 | 1.75 | 1.75 | mA |
| | | $V^+ = +5V, V_O = V^+/2$ | | 2.1 | 2.1 | max |
| | | LMC6492 | 1.3 | 1.95 | 1.95 | mA |
| | | $V^+ = +15V, V_O = V^+/2$ | | 2.3 | 2.3 | max |
| | | LMC6494 | 2.0 | 3.5 | 3.5 | mA |
| | | $V^+ = +5V, V_O = V^+/2$ | | 4.2 | 4.2 | max |
| | | LMC6494 | 2.6 | 3.9 | 3.9 | mA |
| | | $V^+ = +15V, V_O = V^+/2$ | | 4.6 | 4.6 | max |

AC Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes


| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6492AE LMC6494AE Limit ⁽²⁾ | LMC6492BE LMC6494BE Limit ⁽²⁾ | Units |
|----------------|---------------------------|---|--------------------|--|--|-------------|
| SR | Slew Rate | See ⁽³⁾ | 1.3 | 0.7 | 0.7 | Vµs min |
| | | | | 0.5 | 0.5 | |
| GBW | Gain-Bandwidth Product | V ⁺ = 15V | 1.5 | | | MHz |
| φ _m | Phase Margin | | 50 | | | Deg |
| G _m | Gain Margin | | 15 | | | dB |
| | Amp-to-Amp Isolation | See ⁽⁴⁾ | 150 | | | dB |
| e _n | Input-Referred | F = 1 kHz | 37 | | | ->///\ |
| | Voltage Noise | $V_{CM} = 1V$ | | | | nV/√HZ |
| i _n | Input-Referred | F = 1 kHz | 0.06 | | | - A / / LLZ |
| | Current Noise | | | | | pA/√HZ |
| T.H.D. | Total Harmonic Distortion | F = 1 kHz, A _V = −2 | 0.01 | | | |
| | | $R_L = 10 \text{ k}\Omega, V_O = -4.1 \text{ V}_{PP}$ | | | | |
| | | F = 10 kHz, A _V = −2 | | | | % |
| | | $R_L = 10 \text{ k}\Omega, V_O = 8.5 V_{PP}$ | 0.01 | | | |
| | | V ⁺ = 10V | | | | |


- (1) Typical Values represent the most likely parametric norm.
- (2) All limits are specified by testing or statistical analysis.
- (3) V⁺ = 15V. Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates.
 (4) Input referred, V⁺ = 15V and R_L = 100 kΩ connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 12 V_{PP}.





Typical Performance Characteristics


 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified
















Copyright © 2000–2013, Texas Instruments Incorporated





 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified



Output Voltage Referenced to GND (V) Figure 9.













Figure 12.





 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified






Figure 15.









Figure 16.



CMRR vs Frequency 100 90 80 70 ٧s 60 CMRR (dB) $= 5 k\Omega$ 50 40 30 20 10 0 10 100 100k FREQUENCY (Hz)

Figure 20.



 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified




Figure 21.






Figure 23.



CMRR vs Input Voltage 120 $V_S = \pm 2.5V$ F = 10 kHz100 $R_I = 5 k\Omega$ 80 60 40

20

-2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 INPUT VOLTAGE (V) Figure 22.






Figure 26.



 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified







Figure 27.



Maximum Output Swing vs Frequency 15 OUTPUT SWING (VPP) = 15V ٧s 10 R_l $= 2 k\Omega$ THD = 3%0 0.1 10 100 FREQUENCY (kHz) Figure 31.







Capacitive Load 50 40 90 30 20 10 PHASE n -10 $C_L = 0$ -20 45 C = 500 pF

(dB)

Product Folder Links: LMC6492 LMC6494

-30 -40

-50

10k

Gain and Phase vs

FREQUENCY (Hz) Figure 32.

100k

90

10M



 $V_S = +15V$, Single Supply, $T_A = 25$ °C unless otherwise specified




Figure 33.




Figure 34.






Figure 35.






Figure 36.



TIME $(1 \mu s/DIV)$ Figure 37.




TIME $(1 \mu s/DIV)$ Figure 38.

Submit Documentation Feedback


Copyright © 2000-2013, Texas Instruments Incorporated




 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified




TIME $(1 \mu s/DIV)$ Figure 39.




TIME $(1 \mu s/DIV)$ Figure 41.




TIME $(1 \mu s/DIV)$ Figure 43.



TIME $(1 \mu s/DIV)$ Figure 40.




TIME (1 μ s/DIV) **Figure 42.**




TIME $(1 \mu s/DIV)$ Figure 44.




 V_S = +15V, Single Supply, T_A = 25°C unless otherwise specified




TIME $(1 \mu s/DIV)$ Figure 45.




TIME $(1 \mu s/DIV)$ Figure 47.






TIME $(1 \mu s/DIV)$ Figure 46.




TIME $(1 \mu s/DIV)$ Figure 48.







 $V_S = +15V$, Single Supply, $T_A = 25$ °C unless otherwise specified




 V_{OUT} (V) Figure 51.





ν_{ουτ} (ν) **Figure 52.**



Submit Documentation Feedback



APPLICATION HINTS

INPUT COMMON-MODE VOLTAGE RANGE

Unlike Bi-FET amplifier designs, the LMC6492/4 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. Figure 55 shows an input voltage exceeding both supplies with no resulting phase inversion on the output.




Figure 55. An Input Voltage Signal Exceeds the LMC6492/4 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in Figure 56, can cause excessive current to flow in or out of the input pins possibly affecting reliability.




Figure 56. A ±7.5V Input Signal Greatly Exceeds the 5V Supply in Figure 57 Causing No Phase Inversion Due to R_I



Applications that exceed this rating must externally limit the maximum input current to ± 5 mA with an input resistor (R_1) as shown in Figure 57.




Figure 57. R_I Input Current Protection for Voltages Exceeding the Supply Voltages

RAIL-TO-RAIL OUTPUT

The approximate output resistance of the LMC6492/4 is 110Ω sourcing and 80Ω sinking at $V_s = 5V$. Using the calculated output resistance, maximum output voltage swing can be esitmated as a function of load.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6492/4.

Although the LMC6492/4 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the LMC6492/4 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See Printed-Circuit-Board Layout for High Impedance Work).

The effect of input capacitance can be compensated for by adding a capacitor, C_f, around the feedback resistors (as in Figure 55) such that:

$$\frac{1}{2\pi R_1 C_{\text{IN}}} \ge \frac{1}{2\pi R_2 C_{\text{f}}} \tag{1}$$

or

$$R_1 C_{IN} \le R_2 C_f \tag{2}$$

Since it is often difficult to know the exact value of C_{IN} , C_f can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.




Figure 58. Cancelling the Effect of Input Capacitance

CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see Typical Curves).

Product Folder Links: LMC6492 LMC6494

Submit Documenta



Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 59.




Figure 59. LMC6492/4 Noninverting Amplifier, Compensated to Handle Capacitive Loads

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6492/4, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6492/4's inputs and the terminals of components connected to the op-amp's inputs, as in Figure 60. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input.

This would cause a 33 times degradation from the LMC6492/4's actual performance. If a guard ring is used and held within 5 mV of the inputs, then the same resistance of $10^{11}\Omega$ will only cause 0.05 pA of leakage current. See Figure 61 for typical connections of guard rings for standard op-amp configurations.




Figure 60. Examples of Guard Ring in PC Board Layout







Figure 61. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 62.




(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).

Figure 62. Air Wiring




Application Circuits



Where: $V_0 = V_1 + V_2 - V_3 - V_4$ $(V_1 + V_2 \ge (V_3 + V_4) \text{ to keep } V_0 > 0V_{DC}$

Figure 63. DC Summing Amplifier ($V_{IN} \ge 0V_{DC}$ and $V_O \ge V_{DC}$



For

$$\frac{R1}{R2} = \frac{R4}{R3}$$

(CMRR depends on this resistor ratio match)

$$V_{O} = 1 + \frac{R4}{R3}(V_{2} - V_{1})$$

As shown: $V_0 = 2(V_2 - V_1)$

Figure 64. High Input Z, DC Differential Amplifier





Figure 65. Photo Voltaic-Cell Amplifier





If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

∴ A_V ≈ 100 for circuit shown (R_2 = 9.3k).

Figure 66. Instrumentation Amplifier




Figure 67. Rail-to-Rail Single Supply Low Pass Filter

This low-pass filter circuit can be used as an anti-aliasing filter with the same supply as the A/D converter. Filter designs can also take advantage of the LMC6492/4 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.





Figure 68. Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range

Dielectric absorption and leakage is minimized by using a polystyrene or polypropylene hold capacitor. The droop rate is primarily determined by the value of C_H and diode leakage current. Select low-leakage current diodes to minimize drooping.

Product Folder Links: LMC6492 LMC6494





 $R_f = Rx$ $R_f >> R1, R2, R3, and R4$

$$V_O = \left(\frac{R2}{R1 + R2} - \frac{R3}{R4 + R3}\right) \frac{R_f (R3 + R4)}{R3 \, R4} V_{REF}$$

Figure 69. Pressure Sensor

In a manifold absolute pressure sensor application, a strain gauge is mounted on the intake manifold in the engine unit. Manifold pressure causes the sensing resistors, R1, R2, R3 and R4 to change. The resistors change in a way such that R2 and R4 increase by the same amount R1 and R3 decrease. This causes a differential voltage between the input of the amplifier. The gain of the amplifier is adjusted by R_f.

Spice Macromodel

A spice macromodel is available for the LMC6492/4. This model includes accurate simulation of:

- Input common-model voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- · Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many other characteristics as listed on the macromodel disk.

Contact your local Texas Instruments sales office to obtain an operational amplifier spice model library disk.





REVISION HISTORY

| Cł | hanges from Revision C (March 2013) to Revision D | Pa | ıge |
|----|--|----|-----|
| • | Changed layout of National Data Sheet to TI format | | 20 |





17-Mar-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|-------------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-------------------------|---------|
| LMC6492AEM | (1) NRND | SOIC | Diawing | 8 | 95 | (2) TBD | (6) Call TI | Call TI | -40 to 125 | (4/5) LMC64 92AEM | |
| LMC6492AEM/NOPB | ACTIVE | SOIC | D | 8 | 95 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC64 92AEM | Samples |
| LMC6492AEMX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC64 92AEM | Samples |
| LMC6492BEM | NRND | SOIC | D | 8 | 95 | TBD | Call TI | Call TI | -40 to 125 | LMC64 92BEM | |
| LMC6492BEM/NOPB | ACTIVE | SOIC | D | 8 | 95 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC64 92BEM | Samples |
| LMC6492BEMX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC64 92BEM | Samples |
| LMC6494AEM | NRND | SOIC | D | 14 | 55 | TBD | Call TI | Call TI | -40 to 125 | LMC6494 AEM | |
| LMC6494AEM/NOPB | ACTIVE | SOIC | D | 14 | 55 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC6494 AEM | Samples |
| LMC6494AEMX/NOPB | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC6494 AEM | Samples |
| LMC6494BEM | NRND | SOIC | D | 14 | 55 | TBD | Call TI | Call TI | -40 to 125 | LMC6494 BEM | |
| LMC6494BEM/NOPB | ACTIVE | SOIC | D | 14 | 55 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC6494 BEM | Samples |
| LMC6494BEMX/NOPB | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LMC6494 BEM | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015

TAPE AND REEL INFORMATION





| _ | | |
|---|----|---|
| | | Dimension designed to accommodate the component width |
| | | Dimension designed to accommodate the component length |
| | | Dimension designed to accommodate the component thickness |
| | W | Overall width of the carrier tape |
| Γ | P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| All dimensions are nominal | | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|--|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant | |
| LMC6492AEMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 | |
| LMC6492BEMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 | |
| LMC6494AEMX/NOPB | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.35 | 2.3 | 8.0 | 16.0 | Q1 | |
| LMC6494BEMX/NOPB | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.35 | 2.3 | 8.0 | 16.0 | Q1 | |

www.ti.com 2-Sep-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMC6492AEMX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| LMC6492BEMX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| LMC6494AEMX/NOPB | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 35.0 |
| LMC6494BEMX/NOPB | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.