

## Small Size, Low-Power, Unidirectional, CURRENT SHUNT MONITOR Zero-Drift Series

Check for Samples: [INA216](#)

### FEATURES

- **CHIP-SCALE PACKAGE**
- **COMMON-MODE RANGE: +1.8V to +5.5V**
- **OFFSET VOLTAGE:  $\pm 30\mu\text{V}$**
- **GAIN ERROR:  $\pm 0.2\%$  MAX**
- **CHOICE OF GAINS:**
  - **INA216A1: 25V/V**
  - **INA216A2: 50V/V**
  - **INA216A3: 100V/V**
  - **INA216A4: 200V/V**
- **QUIESCENT CURRENT: 13 $\mu\text{A}$**
- **BUFFERED VOLTAGE OUTPUT: No Additional Op Amp Needed**


### APPLICATIONS

- **NOTEBOOK COMPUTERS**
- **CELL PHONES**
- **TELECOM EQUIPMENT**
- **POWER MANAGEMENT**
- **BATTERY CHARGERS**

### DESCRIPTION

The INA216 is a high-side voltage output current shunt monitor that can sense drops across shunts at common-mode voltages from +1.8V to +5.5V. Four fixed gains are available: 25V/V, 50V/V, 100V/V, and 200V/V. The low offset of the Zero-Drift architecture enables current sensing with maximum drops across the shunt as low as 10mV full-scale, or with wide dynamic ranges of over 1000:1.

These devices operate from a single +1.8V to +5.5V power supply, drawing a maximum of 25 $\mu\text{A}$  of supply current. The INA216 series are specified over the temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and offered in a chip-scale package.



PRODUCT	GAIN	$R_1 = R_2$
INA216A1	25	64k $\Omega$
INA216A2	50	32k $\Omega$
INA216A3	100	16k $\Omega$
INA216A4	200	8k $\Omega$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE INFORMATION<sup>(1)</sup>

PRODUCT	GAIN	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
INA216A1	25V/V	WCSP-4	YFF	OW
		ThinQFN-10	RSW	SNJ
INA216A2	50V/V	WCSP-4	YFF	OX
		ThinQFN-10	RSW	SOJ
INA216A3	100V/V	WCSP-4	YFF	OY
		ThinQFN-10	RSW	SPJ
INA216A4	200V/V	WCSP-4	YFF	OZ
		ThinQFN-10	RSW	SQJ

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the [device product folder](http://www.ti.com) at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		INA216	UNIT
Supply Voltage		+7	V
Analog Inputs, $V_{IN+}$ , $V_{IN-}$ <sup>(2)</sup>	Differential ( $V_{IN+}$ )–( $V_{IN-}$ )	–5.5 to +5.5	V
	Common-Mode <sup>(3)</sup>	GND–0.3V to +5.5	V
Output <sup>(3)</sup>		GND–0.3V to ( $V+$ )+0.3	V
Input Current into Any Pin <sup>(3)</sup>		5	mA
Operating Temperature		–55 to +150	°C
Storage Temperature		–65 to +150	°C
Junction Temperature		+150	°C
ESD Ratings:	Human Body Model	2.5	kV
	Charged Device Model	1	kV
	Machine Model	200	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2)  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN– pins, respectively.
- (3) Input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 5mA.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		INA216A1YFF, INA216A2YFF INA216A3YFF, INA216A4YFF	UNITS
		YFF	
		4 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	160	°C/W
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	75	
$\theta_{JB}$	Junction-to-board thermal resistance	76	
$\Psi_{JT}$	Junction-to-top characterization parameter	3	
$\Psi_{JB}$	Junction-to-board characterization parameter	74	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	


(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

### THERMAL INFORMATION


THERMAL METRIC <sup>(1)</sup>		INA216A1RSW, INA216A2RSW INA216A3RSW, INA216A4RSW	UNITS
		RSW	
		10 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	114.9	°C/W
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	66.3	
$\theta_{JB}$	Junction-to-board thermal resistance	21.4	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.9	
$\Psi_{JB}$	Junction-to-board characterization parameter	21.4	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

### PIN CONFIGURATIONS



(1) No internal connection.



- (2) Bump side down. Drawing not to scale.
- (3) Power supply is derived from shunt (minimum common-mode range = 1.8V)

## ELECTRICAL CHARACTERISTICS

**Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

At  $T_A = +25^{\circ}\text{C}$  and  $V_{CM} = V_{IN+} = 4.2\text{V}$ , unless otherwise noted.

PARAMETER	CONDITIONS	INA216			UNIT
		MIN	TYP	MAX	
<b>INPUT</b>					
Offset Voltage, RTI <sup>(1)</sup>	$V_{OS}$				
INA216A1			±30	±100	μV
<b>vs Temperature</b>	$dV_{OS}/dT$		<b>0.06</b>	<b>0.2</b>	μV/°C
INA216A2			±20	±75	μV
<b>vs Temperature</b>	$dV_{OS}/dT$		<b>0.05</b>	<b>0.25</b>	μV/°C
INA216A3			±20	±75	μV
<b>vs Temperature</b>	$dV_{OS}/dT$		<b>0.03</b>	<b>0.25</b>	μV/°C
INA216A4			±20	±75	μV
<b>vs Temperature</b>	$dV_{OS}/dT$		<b>0.1</b>	<b>0.3</b>	μV/°C
Common-Mode Input Range	$V_{CM}$	1.8		5.5	V
<b>Common-Mode Rejection<sup>(2)</sup></b>	<b>CMRR</b>	<b><math>V_{IN+} = +1.8\text{V to }+5.5\text{V}</math></b>			<b>dB</b>
Power-Supply Rejection	<b>PSRR</b>		<b>90</b>	<b>108</b>	<b>dB</b>
Input Bias Current	$I_{IN-}$		3		μA
<b>OUTPUT</b>					
Gain	G				
INA216A1			25		V/V
INA216A2			50		V/V
INA216A3			100		V/V
INA216A4			200		V/V
Gain Error					
INA216A1		$V_{OUT} = 0.2\text{V to }V_{OUT} = 2.5\text{V}$	±0.01	±0.2	%
<b>vs Temperature</b>		<b><math>V_{OUT} = 0.2\text{V to }V_{OUT} = 2.5\text{V}</math></b>	<b>0.01</b>	<b>0.025</b>	<b>m%/°C</b>
INA216A2			0.05	±0.2	%
<b>vs Temperature</b>			<b>0.017</b>	<b>0.1</b>	<b>m%/°C</b>
INA216A3			0.06	±0.2	%
<b>vs Temperature</b>			<b>0.023</b>	<b>0.1</b>	<b>m%/°C</b>
INA216A4			0.03	±0.2	%
<b>vs Temperature</b>			<b>0.076</b>	<b>0.3</b>	<b>m%/°C</b>
Nonlinearity Error			±0.01		%
Maximum Capacitive Load		No sustained oscillation	750		pF
<b>VOLTAGE OUTPUT<sup>(3)</sup></b>		<b><math>R_L = 10\text{k}\Omega</math> to GND</b>			
<b>Swing to V+ Power-Supply Rail</b>			<b>(V+) – 0.1</b>	<b>(V+) – 0.3</b>	<b>V</b>
<b>Swing to GND<sup>(3)</sup></b>			<b>(V<sub>GND</sub>) + 0.001</b>	<b>(V<sub>GND</sub>) + 0.002</b>	<b>V</b>
Output Impedance			42		Ω
<b>FREQUENCY RESPONSE</b>					
Bandwidth	BW	$C_{LOAD} = 10\text{pF}$			
INA216A1			20		kHz
INA216A2			10		kHz
INA216A3			5		kHz
INA216A4			2.5		kHz

(1) RTI: Referred-to-input.

(2) CMRR and PSRR are the same because  $V_{CM}$  is the supply voltage.

(3) See Typical Characteristics graph, *Output Swing to Rail* (Figure 9).

**ELECTRICAL CHARACTERISTICS (continued)**

**Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

At  $T_A = +25^{\circ}\text{C}$  and  $V_{CM} = V_{IN+} = 4.2\text{V}$ , unless otherwise noted.

PARAMETER	CONDITIONS	INA216			UNIT
		MIN	TYP	MAX	
<b>FREQUENCY RESPONSE, <i>continued</i></b>					
Slew Rate	SR		0.03		V/ $\mu\text{s}$
<b>NOISE, RTI<sup>(4)</sup></b>					
Voltage Noise Density			60		nV/ $\sqrt{\text{Hz}}$
<b>POWER SUPPLY</b>					
<b>Specified Range</b>	$V_{IN+}$	<b>+1.8</b>		<b>+5.5</b>	<b>V</b>
Quiescent Current	$I_Q$		13	25	$\mu\text{A}$
<b>Over Temperature</b>				<b>30</b>	$\mu\text{A}$
<b>TURN-ON TIME</b>	$V_{IN+} = 0$ to $+2.5\text{V}$ ; $V_{SENSE} = 10\text{mV}$ ; $V_{OUT} \pm 0.5\%$		200		$\mu\text{s}$
<b>TEMPERATURE RANGE</b>					
Specified Temperature Range		-40		+125	$^{\circ}\text{C}$

(4) RTI: Referred-to-input.

### TYPICAL CHARACTERISTICS

The INA216A1 is used for typical characteristic measurements at  $T_A = +25^\circ\text{C}$ ,  $V_S = +4.2\text{V}$ , unless otherwise noted.

**INPUT OFFSET VOLTAGE PRODUCTION DISTRIBUTION**




Figure 1.

**OFFSET VOLTAGE vs TEMPERATURE**




Figure 2.

**COMMON-MODE REJECTION RATIO vs TEMPERATURE**




Figure 3.

**GAIN ERROR vs TEMPERATURE**




Figure 4.

**QUIESCENT CURRENT AND NEGATIVE INPUT BIAS CURRENT vs TEMPERATURE**




Figure 5.

**GAIN vs FREQUENCY**





Figure 6.

**TYPICAL CHARACTERISTICS (continued)**


The INA216A1 is used for typical characteristic measurements at  $T_A = +25^\circ\text{C}$ ,  $V_S = +4.2\text{V}$ , unless otherwise noted.

**COMMON-MODE REJECTION RATIO vs FREQUENCY**




**Figure 7.**

**QUIESCENT CURRENT AND NEGATIVE INPUT BIAS CURRENT vs  $V_{\text{SENSE}}$**




**Figure 8.**

**OUTPUT VOLTAGE SWING vs OUTPUT CURRENT**




**Figure 9.**

**INPUT-REFERRED VOLTAGE NOISE vs FREQUENCY**




**Figure 10.**

**0.1Hz to 10Hz VOLTAGE NOISE, RTI**



**Figure 11.**

**STEP RESPONSE (80mV<sub>PP</sub> Input Step)**




**Figure 12.**

**TYPICAL CHARACTERISTICS (continued)**


The INA216A1 is used for typical characteristic measurements at  $T_A = +25^\circ\text{C}$ ,  $V_S = +4.2\text{V}$ , unless otherwise noted.

**COMMON-MODE VOLTAGE TRANSIENT RESPONSE**




**Figure 13.**

**INVERTING DIFFERENTIAL INPUT OVERLOAD**




**Figure 14.**

**NONINVERTING DIFFERENTIAL INPUT OVERLOAD**




**Figure 15.**

**STARTUP RESPONSE**



**Figure 16.**

**BROWNOUT RECOVERY**



**Figure 17.**



## APPLICATION INFORMATION

### Basic Connections

Figure 18 shows the basic connections of the INA216. The input pins, IN+ and IN–, should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.




Figure 18. Typical Application

Figure 19 illustrates the INA216 connected to a shunt resistor with additional trace resistance in series with the shunt placed between where the current shunt monitors the input pins. With the typically low shunt resistor values commonly used in these applications, even small amounts of additional impedance in series with the shunt resistor can significantly affect the differential voltage present at the INA216 input pins.




Figure 19. Shunt Resistance Measurement Including Trace Resistance,  $R_P$

Figure 20 shows a proper Kelvin, or four-wire, connection of the shunt resistor to the INA216 input pins. This connection helps ensure that the only impedance between the current monitor input pins is the shunt resistor.




Figure 20. Shunt Resistance Measurement Using a Kelvin Connection

### Power Supply

The INA216 does not have a dedicated power-supply pin. Instead, an internal connection to the IN+ pin serves as the power supply for this device. Because the INA216 is powered from the IN+ pin, the common-mode input range is limited on the low end to 1.8V. Therefore, the INA216 cannot be used as a low-side current shunt monitor.

### Selecting $R_S$

The selection of the value of the shunt resistor ( $R_S$ ) to use with the INA216 is based on the specific operating conditions and requirements of the application. The starting point for selecting the resistor is to first determine the desired full-scale output from the INA216. The INA216 is available in four gain options: 25, 50, 100, and 200. By dividing the desired full-scale output by each of the gain options, there are then four available differential input voltages that can achieve the desired full-scale output voltage, given that the appropriate gain device is used. With four values for the total voltage that is to be dropped across the shunt, the decision on how much of a drop is allowed in the application must be made. Most applications have a maximum drop allowed to ensure that the load receives the required voltage necessary to operate. Assuming that there are now multiple shunt voltages that are acceptable (based on the design criteria), the choice of what value shunt resistor to use can be made based on accuracy. As a result of the INA216 auto-zero architecture, the input offset voltage is extremely low. However, even the 100 $\mu$ V maximum input offset voltage specification plays a role in the decision of which shunt resistor value to choose. With a larger shunt voltage present at the current shunt monitor input, less error is introduced by the input offset voltage.

These comments have framed the decision on what the shunt resistor value should be, based on the full-scale value; but many applications require accurate measurements at levels as low as 10% of the full-scale value. At this level, the input offset voltage of the current shunt monitor becomes a larger percentage of the shunt voltage, and thus contributes a larger error to the output. The percentage of error created by the input offset voltage relative to the shunt voltage is shown in [Equation 1](#).

$$\text{Error\_}V_{\text{OS}} = \frac{V_{\text{OS}}}{V_{\text{SENSE}}} \cdot 100 \quad (1)$$

Ideally, the differential input voltage at 10% would be increased to minimize the effects of the input offset voltage; however, we are bound by the full-scale value. The full-scale output voltage on the INA216 is limited to 200mV below the supply voltage (IN+). Selecting a shunt resistor to increase the shunt voltage at the low operating range of the load current could easily saturate the output of the current shunt monitor at the full-scale load current. For applications where accuracy over a larger range is needed, a lower gain option (and therefore, a larger differential input voltage) is selected. For applications where a minimal voltage drop on the line that powers the load is required, a higher gain option (and so, a smaller differential input voltage) is selected.

For example, consider a design that requires a full-scale output voltage of 4V, a maximum load current of 10A, and a maximum voltage drop on the common-mode line of 25mV. The 25mV maximum voltage drop requirement and a 4V full-scale output limits the gain option to the 200V/V device. A 100V/V setting would require a maximum voltage drop of 40mV with the other two lower gain versions creating larger voltage drops. Based on the gain of 200 on a 4V full-scale output, the maximum differential input voltage would be 20mV. The shunt resistor needed to create a 20mV drop with a 10A load current is 2mΩ.

When choosing the proper shunt resistor, it is also important to consider that at higher currents, the power dissipation in the shunt resistor becomes greater. Therefore, it is important to evaluate the drift of the sense resistor as a result of power dissipation, and choose an appropriate resistor based on its power wattage rating.

## Calculating Total Error

The electrical specifications for the INA216 include the typical individual errors terms such as gain error, offset error, and nonlinearity error. Total error including all of these individual error components is not specified in the [Electrical Characteristics](#) table. To accurately calculate the error that can be expected from the device, we must first know the operating conditions to which the device is subjected. Some current shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this one point has little practical value, though, because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources, with information on how to apply them in order to calculate the total error value for the device under normal operating conditions.

The typical error sources that have the largest impact on the total error of the device are input offset voltage, common-mode voltage rejection, gain error, and nonlinearity error.

The nonlinearity error of the INA216 is relatively low compared to the gain error specification, which results in a gain error that can be expected to be relatively constant throughout the linear input range of the device. While the gain error remains constant across the linear input range of the device, the error associated with the input offset voltage does not. As the differential input voltage developed across a shunt resistor at the input of the INA216 decreases, the inherent input offset voltage of the device becomes a larger percentage of the measured input signal, resulting in an increase in measurement error. This varying error is present among all current shunt monitors, given the input offset voltage ratio to the voltage being sensed by the device. The low input offset voltages present in the INA216 devices, however, limit the amount of contribution the offset voltage has on the total error term.

Two examples are provided that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well to provide the user more information on how much error variance could be present from device to device.

**Example 1**
**Conditions: INA216A3;  $V_{CM} = V_S = 3.3V$ ;  $V_{SENSE} = 20mV$** 
**Table 1. Example 1**

TERM	LABEL	EQUATION	TYPICAL	MAXIMUM
Maximum initial input offset voltage	VIO	—	20 $\mu$ V	75 $\mu$ V
Added input offset voltage as result of common-mode voltage	VIO_CM	$\frac{1}{10^{\left(\frac{CMRR_{dB}}{20}\right)}} \cdot  4.2V - V_{CM} $	3.6 $\mu$ V	28 $\mu$ V
Total input offset voltage	VIO_Total	$\sqrt{(VIO)^2 + (VIO_{CM})^2}$	20 $\mu$ V	80 $\mu$ V
Error because of input offset voltage	Error_VIO	$\frac{VIO_{Total}}{V_{SENSE}} \cdot 100$	0.1%	0.4%
Gain error	Error_Gain	—	0.06%	0.2%
Nonlinearity error	Error_Lin	—	0.01%	0.01%
Total error		$\sqrt{(Error_{VIO})^2 + (Error_{Gain})^2 + (Error_{Lin})^2}$	0.12%	0.45%

**Example 2**
**Conditions: INA216A1;  $V_{CM} = V_S = 5V$ ;  $V_{SENSE} = 160mV$** 
**Table 2. Example 2**


TERM	LABEL	EQUATION	TYPICAL	MAXIMUM
Maximum initial input offset voltage	VIO	—	30 $\mu$ V	100 $\mu$ V
Added input offset voltage as result of common-mode voltage	VIO_CM	$\frac{1}{10^{\left(\frac{CMRR_{dB}}{20}\right)}} \cdot  4.2V - V_{CM} $	3.1 $\mu$ V	25.2 $\mu$ V
Total input offset voltage	VIO_Total	$\sqrt{(VIO)^2 + (VIO_{CM})^2}$	30 $\mu$ V	100 $\mu$ V
Error because of input offset voltage	Error_VIO	$\frac{VIO_{Total}}{V_{SENSE}} \cdot 100$	0.02%	0.06%
Gain error	Error_Gain	—	0.01%	0.2%
Nonlinearity error	Error_Lin	—	0.01%	0.01%
Total error		$\sqrt{(Error_{VIO})^2 + (Error_{Gain})^2 + (Error_{Lin})^2}$	0.025%	0.21%

### Input Filtering

An ideal location where filtering is implemented is at the inputs for a device. Placing an input filter in front of the INA216, though, is not recommended but can be implemented if it is determined to be necessary. This location is not recommended for filtering because adding input filters induces an additional gain error to the device that can easily exceed the device maximum gain error specification of 0.2%. In the INA216, the nominal current into the IN+ pin is in the range of 13µA while the bias current into the IN– pin is in the range of approximately 3µA. The current flowing into the IN+ pin includes both the input bias current as well as the quiescent current. Where the issue of input filtering begins to become more of an issue is that as the quiescent current of the INA216 also flows through the IN+ pin, when the output begins to drive current, this additional current also flows through the IN+ pin, creating an even larger error.

Placing a typical common-mode filter of 10Ω in series with each input and a 0.1µF capacitor across the input pins, as shown in [Figure 21](#), introduces an additional gain error into the system. For example, consider an application using the INA216A3 with a full-scale output of 4V, assuming that the device is not driving any output current. The shunt voltage needed to create the 4V output with a gain of 100 is 40mV. With 10Ω filter resistors on each input, there is a difference voltage created that subtracts from the 40mV full-scale differential current. The error can be calculated using [Equation 2](#).

$$\text{Error}_{R_{\text{FILTER}}} = \frac{(I_{\text{IN}+} - I_{\text{IN}-}) \cdot R_{\text{FILTER}}}{V_{\text{SHUNT}}} \cdot 100 \tag{2}$$



**Figure 21. Input Filter**


As mentioned previously, the current flowing into the IN+ pin increases once the output begins to drive current because of the quiescent current also flowing into the IN+ pin. The previous example resulted in an additional gain error of 0.3% as a result of the 10Ω filter resistors (assuming the output stage was not

driving any current). Connecting a 100kΩ load to the 4V output now increases the current by an additional 40µA. This increase in current flowing through the IN+ pin would change the additional gain error from 0.3% to 1.3%.

If filtering is required for the application and the gain error introduced by the input filter resistors exceeds the available error budget for this circuit, a filter can be implemented following the INA216. Placing a filter at the output of the current shunt monitor is not typically the ideal location because the benefit of the low impedance output of the amplifier is lost. Applications that require the low impedance output require an additional buffer amplifier that follows the post current shunt monitor filter.

### Using the INA216 With Transients Above 5.5V

With a small amount of additional circuitry, INA216 can be used in circuits subject to transients higher than 5.5V. Use only zener diode or zener-type transient absorbers, which are sometimes referred to as *Transzorbs*. Any other type of transient absorber has an unacceptable time delay. To use these protection devices, resistors are required in series with the INA216 inputs, as shown in [Figure 22](#). These resistors serve as a working impedance for the zener. It is desirable to keep these resistors as small as possible because of the error described in the [Input Filtering](#) section. These protection resistors are most often around 10Ω. Larger values can be used with a greater impact to the total gain error. Because this circuit limits only short-term transients, many applications are satisfied with a 10Ω resistor along with conventional zener diodes of the lowest power rating that can be found. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523. The use of these protection components may allow the INA216 to survive from being damaged in environments where large transients are common.



**Figure 22. Transient Protection Using Dual Zener Diodes**

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (June 2010) to Revision C</b>	<b>Page</b>
• Changed product status from Mixed Status to Production Data .....	1
• Updated <a href="#">Package Information</a> table to include RSW package information .....	2
• Added <i>Thermal Information</i> table for RSW package .....	3
• Added RSW package pinout drawing .....	3

<b>Changes from Revision A (June, 2010) to Revision B</b>	<b>Page</b>
• Removed product preview status of INA216A2, INA216A3, and INA216A4 devices .....	2
• Added offset voltage specifications for INA216A2, INA216A3, and INA216A4 .....	4
• Added gain and gain error specifications for INA216A2, INA216A3, and INA216A4 .....	4
• Added bandwidth specifications for INA216A2, INA216A3, and INA216A4 .....	4
• Updated graph grid for <a href="#">Figure 2</a> through <a href="#">Figure 5</a> .....	6
• Revised <a href="#">Table 1</a> and <a href="#">Table 2</a> .....	11
• Changed description of nominal current into IN+ pin to 13µA and bias current into IN– pin to 3µA .....	12

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA216A1RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SNJ	<a href="#">Samples</a>
INA216A1RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SNJ	<a href="#">Samples</a>
INA216A1YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OW	<a href="#">Samples</a>
INA216A1YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OW	<a href="#">Samples</a>
INA216A2RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SOJ	<a href="#">Samples</a>
INA216A2RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SOJ	<a href="#">Samples</a>
INA216A2YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OX	<a href="#">Samples</a>
INA216A2YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OX	<a href="#">Samples</a>
INA216A3RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SPJ	<a href="#">Samples</a>
INA216A3RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SPJ	<a href="#">Samples</a>
INA216A3YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OY	<a href="#">Samples</a>
INA216A3YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OY	<a href="#">Samples</a>
INA216A4RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SQJ	<a href="#">Samples</a>
INA216A4RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SQJ	<a href="#">Samples</a>
INA216A4YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OZ	<a href="#">Samples</a>
INA216A4YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OZ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:  
**ACTIVE:** Product device recommended for new designs.

---

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA216A1RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A1RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A1YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	0.89	0.58	4.0	8.0	Q1
INA216A1YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A2RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A2RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A2YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1
INA216A3RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A3RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A3YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A3YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A4RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A4YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1
INA216A4YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1





**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA216A1RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA216A1RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA216A1YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
INA216A1YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
INA216A2RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA216A2RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA216A2YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A3RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA216A3RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA216A3YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A3YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0
INA216A4RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA216A4YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A4YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0


RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD




Bottom View

4208097/C 07/2008


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-lead) package configuration.
  -  This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






YFF0004

# PACKAGE OUTLINE

## DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 0.79 mm, Min = 0.73 mm
E: Max = 0.79 mm, Min = 0.73 mm

⊕	0.015	Ⓢ	C	A	Ⓢ	B	Ⓢ
---	-------	---	---	---	---	---	---

4219460/A 02/2014

### NOTES:

NanoFree Is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

# EXAMPLE BOARD LAYOUT


YFF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:50X



SOLDER MASK DETAILS  
NOT TO SCALE

4219460/A 02/2014

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 ([www.ti.com/lit/sbva017](http://www.ti.com/lit/sbva017)).

# EXAMPLE STENCIL DESIGN

YFF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:50X

4219460/A 02/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.