



Programmable, Off-Line, PWM Controller

FEATURES

- All Control, Driving, Monitoring, and Protection Functions Included
- Low-current, Off-line Start Circuit
- Voltage Feed Forward or Current Mode Control
- Guaranteed Duty Cycle Clamp
- PWM Latch for Single Pulse per Period
- Pulse-by-Pulse Current Limiting Plus
 Shutdown for Over-Current Fault
- No Start-up or Shutdown Transients
- Slow Turn-on Both Initially and After Fault Shutdown
- Shutdown Upon Over- or Under-Voltage Sensing
- Latch Off or Continuous Retry After
 Fault
- PWM Output Switch Usable to 1A Peak Current
- 1% Reference Accuracy
- 500kHz Operation
- 18 Pin DIL Package

BLOCK DIAGRAM

DESCRIPTION


The UC1841 family of PWM controllers has been designed to increase the level of versatility while retaining all of the performance features of the earlier UC1840 devices. While still optimized for highly-efficient bootstrapped primary-side operation in forward or flyback power converters, the UC1841 is equally adept in implementing both low and high voltage input DC to DC converters. Important performance features include a low-current starting circuit, linear feed-forward for constant volt-second operation, and compatibility with either voltage or current mode topologies.

In addition to start-up and normal regulating PWM functions, these devices include built in protection from over-voltage, under-voltage, and over-current fault conditions with the option for either latch-off or automatic restart.

While pin compatible with the UC1840 in all respects except that the polarity of the External Stop has been reversed, the UC1841 offers the following improvements:

- 1. Fault latch reset is accomplished with slow start discharge rather than recycling the input voltage to the chip.
- 2. The External Stop input can be used for a fault delay to resist shutdown from short duration transients.
- 3. The duty-cycle clamping function has been characterized and specified.

The UC1841 is characterized for -55° C to $+125^{\circ}$ C operation while the UC2841 and UC3841 are designed for -25° C to $+85^{\circ}$ C and 0° to $+70^{\circ}$ C, respectively.




ABSOLUTE MAXIMUM RATINGS

Supply Voltage, +V_{IN} (Pin 15) (Note 2)

Voltage Driven
Current Driven, 100mA maximum
PWM Output Voltage (Pin 12) 40V
PWM Output Current, Steady-State (Pin 12) 400mA
PWM Output Peak Energy Discharge
Driver Bias Current (Pin 14)200mA
Reference Output Current (Pin 16)
Slow-Start Sink Current (Pin 8) 20mA
VIN Sense Current (Pin 11)
Current Limit Inputs (Pins 6 & 7)0.5 to +5.5V
Stop Input (Pin 4)0.3 to +5.5V
Comparator Inputs
(Pins 1, 7, 9-11, 16) Internally clamped at 12V
Power Dissipation at TA = 25°C (Note 3) 1000mW
Power Dissipation at Tc = 25°C (Note 3) 2000mW

CONNECTION DIAGRAMS



Operating Junction Temperature55°C to +150°C
Storage Temperature Range
Lead Temperature (Soldering, 10 sec) +300°C
Note 1: All voltages are with respect to ground Din 12

- Note 1: All voltages are with respect to ground, Pin 13. Currents are positive-into, negative-out of the specified terminal.
- Note 2: All pin numbers are referenced to DIL-18 package.
- Note 3: Consult Packaging Section of Databook for thermal limitations and considerations of package.

PLCC-20, LCC-20	PACKAGE PIN FUNCTIONS					
(TOP VIEW)	FUNCTION PIN					
Q or L Package	Comp	1				
	Start/UV	2				
	OV Sense	3				
	Stop	4				
3 2 1 20 19	Reset	5				
4 18	CUR Thresh	7				
5 17	CUR Sense	8				
6 16	Slow Start	9				
7 15	Rt/Ct	10				
8 14	Ramp	11				
9 10 11 12 13	VIN Sense	12				
	PWM Out	13				
	Ground	14				
	Drive Bias	15				
	+VIN Supply	17				
	5.0V REF	18				
	Inv. Input	19				
	N.I. Input	20				

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1841, -25°C to +85°C for the UC2841, and 0°C to +70°C for the UC3841; VIN = 20V, RT = $20k\Omega$, CT = .001mfd, RR = $10k\Omega$, CR = .001mfd, Current Limit Threshold = 200mV, TA = TJ.

		UC1	841 / UC	2841	UC3841			UNITS	
PARAMETER	TEST CONDITIONS	MIN TYP MAX		MAX	MIN	TYP	MAX		
Power Inputs									
Start-Up Current	VIN = 30V, Pin 2 = 2.5V		4.5	6		4.5	6	mA	
Operating Current	VIN = 30V, Pin 2 = 3.5V		10	14		10	14	mA	
Supply OV Clamp	IIN = 20mA	33	40	45	33	40	45	V	
Reference Section									
Reference Voltage	$T_J = 25^{\circ}C$	4.95	5.0	5.05	4.9	5.0	5.1	V	
Line Regulation	VIN = 8 to 30V		10	15		10	20	mV	
Load Regulation	IL = 0 to 10mA		10	20		10	30	mV	
Temperature Stability	Over Operating Temperature Range	4.9		5.1	4.85		5.15	V	
Short Circuit Current	$V_{REF} = 0, T_J = 25^{\circ}C$		-80	-100		-80	-100	mA	
Oscillator		-	·	·	-			-	
Nominal Frequency	$T_J = 25^{\circ}C$	47	50	53	45	50	55	kHz	
Voltage Stability	VIN = 8 to 30V		0.5	1		0.5	1	%	
Temperature Stability	Over Operating Temperature Range	45		55	43		57	kHz	
Maximum Frequency	Rτ = 2kΩ, Cτ = 330pF	500			500			kHz	


ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1841, -25°C to +85°C for the UC2841, and 0°C to +70°C for the UC3841; VIN = 20V, RT = $20k\Omega$, CT = .001mfd, RR = $10k\Omega$, CR = .001mfd, Current Limit Threshold = 200mV, TA = TJ.


PARAMETER	TEST CONDITIONS	UC1	841 / UC	2841	UC3841			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Ramp Generator								
Ramp Current, Minimum	ISENSE = $-10\mu A$		-11	-14		-11	-14	μA
Ramp Current, Maximum	ISENSE = 1.0mA	-0.9	95		-0.9	95		mA
Ramp Valley		0.3	0.4	0.6	0.3	0.4	0.6	V
Ramp Peak	Clamping Level	3.9	4.2	4.5	3.9	4.2	4.5	V
Error Amplifier								
Input Offset Voltage	VCM = 5.0V		0.5	5		2	10	mV
Input Bias Current			0.5	2		1	5	μA
Input Offset Current				0.5			0.5	μA
Open Loop Gain	$\Delta Vo= 1 \text{ to } 3V$	60	66		60	66		dB
Output Swing (Max. Output ≤ Ramp Peak - 100mV)	Minimum Total Range	0.3		3.5	0.3		3.5	V
CMRR	Vсм = 1.5 to 5.5V	70	80		70	80		dB
PSRR	VIN = 8 to 30V	70	80		70	80		dB
Short Circuit Current	VCOMP = 0V		-4	-10		-4	-10	mA
Gain Bandwidth*	$T_J = 25^{\circ}C, A_{VOL} = 0dB$	1	2		1	2		MHz
Slew Rate*	$T_J = 25^{\circ}C$, AVCL = 0dB		0.8			0.8		V/µs
PWM Section		•		1		1	1	
Continuous Duty Cycle Range* (other than zero)	Minimum Total Continuous Range, Ramp Peak < 4.2V	4		95	4		95	%
50% Duty Cycle Clamp	RSENSE to VREF = 10k	42	47	52	42	47	52	%
Output Saturation	IOUT = 20mA		0.2	0.4		0.2	0.4	V
	IOUT = 200mA		1.7	2.2		1.7	2.2	V
Output Leakage	Vout = 40V		0.1	10		0.1	10	μA
Comparator Delay*	Pin 8 to Pin 12, TJ = 25° C, RL = $1k\Omega$		300	500		300	500	ns
Sequencing Functions				11		1		
Comparator Thresholds	Pins 2, 3, 5	2.8	3.0	3.2	2.8	3.0	3.2	V
Input Bias Current	Pins 3, 5 = 0V		-1.0	-4.0		-1.0	-4.0	μA
Input Leakage	Pins 3, 5 = 10V		0.1	2.0		0.1	2.0	μΑ
Start/UV Hysteresis Current	Pin 2 = 2.5V	170	200	220	170	200	230	μA
Ext. Stop Threshold	Pin 4	0.8	1.6	2.4	0.8	1.6	2.4	·V
Error Latch Activate Current	Pin 4 = 0V, Pin 3 > 3V		-120	-200		-120	-200	μA
Driver Bias Saturation Voltage, VIN - VOH	IB = -50mA		2	3		2	3	V
Driver Bias Leakage	VB = 0V		-0.1	-10		-0.1	-10	μA
Slow-Start Saturation	Is = 10mA		0.2	0.5		0.2	0.5	V
Slow-Start Leakage	Vs = 4.5V		0.1	2.0		0.1	2.0	μA
Current Control	•	•		,				•
Current Limit Offset			0	5		0	10	mV
Current Shutdown Offset		370	400	430	360	400	440	mV
Input Bias Current	Pin 7 = 0V		-2	-5		-2	-5	μA
Common Mode Range*		-0.4	_	3.0	-0.4	_	3.0	V
Current Limit Delay*	TJ = 25°C, Pin 7 to 12, R∟ = 1k		200	400		200	400	ns


* These parameters are guaranteed by design but not 100% tested in production.


FUNCTIONAL DESCRIPTION


PWM CONTROL								
1. Oscillator	Generates a fixed-frequency internal clock from an external RT and CT .							
	Frequency = $\frac{K_C}{R_T C_T}$ where Kc is a first order correction factor $\approx 0.3 \log (C_T \times 10^{12})$.							
2. Ramp Generator								
	Develops a linear ramp with a slope defined externally by $\frac{dv}{dt} = \frac{\text{sense voltage}}{\text{RrCr}}$							
	CR is normally selected \leq CT and its value will have some effect upon valley voltage. Limiting the minimum value for ISENSE will establish a maximum duty cycle clamp. CR terminal can be used as an input port for current mode control.							
3. Error Amplifier	Conventional operational amplifier for closed-loop gain and phase compensation. Low output impedance; unity-gain stable.							
4. Reference Generator	The output is held low by the slow start voltage at turn on in order to minimize overshoot. Precision 5.0V for internal and external usage to 50mA.							
	Tracking 3.0V reference for internal usage only with nominal accuracy of $\pm 2\%$.							
	40V clamp zener for chip OV protection, 100mA maximum current.							
5. PWM Comparator	Generates output pulse which starts at termination of clock pulse and ends when the ramp input crosses the lowest of two positive inputs.							
6. PWM Latch	Terminates the PWM output pulse when set by inputs from either the PWM comparator, the pulse-by-pulse current limit comparator, or the error latch. Resets with each internal clock pulse.							
7. PWM Output Switch	Transistor capable of sinking current to ground which is off during the PWM on-time and turn on to terminate the power pulse. Current capacity is 400mA saturated with peak capacitance discharge in excess of one amp.							
SEQUENCING FUNCTIONS								
1. Start/UV Sense	With an increasing voltage, it generates a turn-on signal and releases the slow-start clamp at a start threshold.							
	With a decreasing voltage, it generates a turn-off command at a lower level separated by a 200µA hysteresis current.							
2. Drive Switch	Disables most of the chip to hold internal current consumption low, and Driver Bias OFF, unti input voltage reaches start threshold.							
3. Driver Bias	Supplies drive current to external power switch to provide turn-on bias.							
4. Slow Start	Clamps low to hold PWM OFF. Upon release, rises with rate controlled by RsCs for slow increase of output pulse width.							
	Can also be used as an alternate maximum duty cycle clamp with an external voltage divider							
PROTECTION FUNCTIONS 1. Error Latch	When set by momentary input, this latch insures immediate PWM shutdown and hold off until reset. Inputs to Error Latch are: a. OV > 3.2V (typically 3V) b. Stop > 2.4V (typically 1.6V)							
	c. Current Sense 400mV over threshold (typical). Error Latch resets when slow start voltage falls to 0.4V if Reset Pin 5 < 2.8V. With Pin 5 > 3.2V, Error Latch will remain set.							
2. Current Limiting	Differential input comparator terminates individual output pulses each time sense voltage rises above threshold. When sense voltage rises to 400mV (typical) above threshold, a shutdown signal is sent to Error Latch.							
3. External Stop	A voltage over 1.2V will set the Error Latch and hold the output off.							
	A voltage less than 0.8V will defeat the error latch and prevent shutdown.							
	A capacitor here will slow the action of the error latch for transient protection by providing a typical delay of $13ms/\mu F$.							












OPEN-LOOP TEST CIRCUIT



FLYBACK APPLICATION (A)

In this application (see Figure A, next page), complete control is maintained on the primary side. Control power is provided by RIN and CIN during start-up, and by a primary-referenced low voltage winding, N2, for efficient operation after start. The error amplifier loop is closed to regulate the DC voltage from N2 with other outputs following through their magnetic coupling – a task made even easier with the UC1841's feed-forward line regulation.

An extension to this application for more precise regulation would be the use of the UC1901 Isolated Feedback Generator for direct closed-loop control to an output. Not shown, are protective snubbers or additional interface circuitry which may be required by the choice of the highvoltage switch, Qs, or the application; however, one example of power transistor interfacing is provided on the following page.

REGULATOR APPLICATION (B)

With the addition of a level shifting transistor, Q1, the UC1841 is an ideal control circuit for DC to DC converters such as the buck regulator shown in Figure B opposite. In addition to providing constant current drive pulses to the PIC661 power switch, this circuit has full fault protection and high speed dynamic line regulation due to its feed-forward capability. An additional feature is the ability to




Figure A. UC1841 Programmable PWM Controller In A Simplified Flyback Regulator





Figure B. Overall Schematic For A 300 Watt, Off-line Power Converter Using The UC3841 For Control


ERROR LATCH INTERNAL CIRCUITRY Internal 5V Q5 Тο Q4 Shutdown Reset Q1 **≥50k** 50k Q6 Q2 0 **200**Ω≶ 50k CSÈ Q3 4 Stop Pin

The Error Latch consists of Q5 and Q6 which, when both on, turns off the PWM Output and pulls the Slow-Start pin low. This latch is set by either the Over-Voltage or Current Shutdown comparators, or by a high signal on Pin 4. Reset is accomplished by either the Reset comparator or a low signal on Pin 4. An activation time delay can be provided with an external capacitor on Pin 4 in conjunction with the $\approx 100\mu$ A collector current from Q4.




Since Pin 10 is a direct input to the PWM comparator, this point can also serve as a current sense port for current mode control. In this application, current sensing is ground referenced through Rcs. Resistor R1 sets a 400mV offset across R2 (assuming R2 > Rcs) so that both the Error Amplifier and Fault Shutdown can force the current completely to zero. R2 is also used along with CF as a small filter to attenuate leading-edge spikes on the load current waveform. In this mode, current limiting can be accomplished by divider R3/R4 which forms a clamp overriding the output of the Error Amplifier.

PROGRAMMABLE SOFT START AND RESTART DELAY CIRCUIT



Restart Delay = (.51)(RRD)(CRD)





In this circuit, R1 is used in conjunction with CR (not shown) to establish a minimum ramp charging current such that the ramp voltage reaches 4.2V at the required maximum output pulse width.

The purpose of Q1 is to provide an increasing ramp current above a threshold established by R2 and R3 such that the duty cycle is further reduced with increasing VIN.

The minimum ramp current is:

$$IR(MIN) = \frac{VREF - VIN SENSE}{R1} \approx \frac{4V}{R1}$$

The threshold where VIN begins to add extra ramp current is:

$$V_{IN} \approx 5.6V \left(\frac{R2 + R3}{R3} \right)$$

Above the threshold, the ramp current will be: $4 - \sqrt{NN} = 5.6 - 5.6$

$$\ln (\text{VARIAB}) \approx \frac{4}{\text{R1}} + \frac{\sqrt{10} - 3.0}{\text{R2}} - \frac{3.0}{\text{R3}}$$

UNITRODE INTEGRATED CIRCUITS 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054

TEL. (603) 424-2410 • FAX (603) 424-3460



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC2841DW	ACTIVE	SOIC	DW	18	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-20 to 85	UC2841DW	Samples
UC2841DWG4	ACTIVE	SOIC	DW	18	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-20 to 85	UC2841DW	Samples
UC2841N	ACTIVE	PDIP	N	18	20	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-20 to 85	UC2841N	Samples
UC3841N	ACTIVE	PDIP	N	18	20	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3841N	Samples
UC3841NG4	ACTIVE	PDIP	N	18	20	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3841N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated