











CSD18510KTT

SLPS638A -NOVEMBER 2016-REVISED JANUARY 2017

CSD18510KTT 40-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Q_a and Q_{ad}
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- D²PAK Plastic Package


Applications

- Secondary Side Synchronous Rectifier
- Motor Control

Description

This 40-V, 1.4-m Ω , D²PAK (TO-263) NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

| $T_A = 25^\circ$ | С | TYPICAL VA | UNIT | | | | |
|---------------------|-------------------------------|-----------------------------|------|-------|--|--|--|
| V_{DS} | Drain-to-Source Voltage 40 | | | | | | |
| Q_g | Gate Charge Total (10 V) | 119 | | nC | | | |
| Q_{gd} | Gate Charge Gate-to-Drain 21 | | | | | | |
| D | Drain-to-Source On Resistance | V _{GS} = 4.5 V 2.0 | | mΩ | | | |
| R _{DS(on)} | Drain-to-Source On Resistance | V _{GS} = 10 V 1.4 | | 11112 | | | |
| V _{GS(th)} | Threshold Voltage | 1.7 | | V | | | |

Device Information⁽¹⁾

| DEVICE | QTY | MEDIA | PACKAGE | SHIP |
|--------------|-----|--------------|--------------------|-------------|
| CSD18510KTT | 500 | | D ² PAK | Tape |
| CSD18510KTTT | 50 | 13-Inch Reel | Plastic Package | and Reel |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

| T _A = 2 | 5°C | VALUE | UNIT |
|--------------------------------------|--|------------|------|
| V _{DS} | Drain-to-Source Voltage | 40 | V |
| V_{GS} | Gate-to-Source Voltage | ±20 | V |
| | Continuous Drain Current (Package Limited) | 200 | |
| I _D | Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$ | 274 | Α |
| | Continuous Drain Current (Silicon Limited), $T_C = 100$ °C | 193 | |
| I_{DM} | Pulsed Drain Current ⁽¹⁾ | 400 | Α |
| P_D | Power Dissipation | 250 | W |
| T _J , T _{stg} | Operating Junction, Storage Temperature | -55 to 175 | °C |
| E _{AS} | Avalanche Energy, Single Pulse I _D = 81 A, L = 0.1 mH, R _G = 25 Ω | 328 | mJ |

(1) Max $R_{\theta JC}$ = 0.6°C/W, pulse duration ≤ 100 μs , duty cycle ≤

Gate Charge






Table of Contents

| 1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 6 Device and Documentation Support 7 6.1 Receiving Notification of Documentation Updates 7 | 6.2 Community Resources |
|--|-------------------------|
|--|-------------------------|

4 Revision History

| CI | Changes from Original (November 2016) to Revision A | | | | | |
|----|---|--|--|--|--|--|
| • | Changed silicon current limit, T _C = 25°C from 237 A : to 274 A in the <i>Absolute Maximum Ratings</i> table | · · · · · · · · · · · · · · · · · · · | | | | |
| • | Changed silicon current limit, T _C = 100°C from 167 A: to 193 A in the <i>Absolute Maximum Ratings</i> table | ······································ | | | | |
| • | Changed max power dissipation from 188 W: to 250 W in the Absolute Maximum Ratings table | ······································ | | | | |
| • | Changed the charge values in the Dynamic Characteristics section of the Electrical Characteristics table | | | | | |
| • | Changed max R _{BJC} from 0.8°C/W: to 0.6°C/W in the <i>Thermal Information</i> table | | | | | |
| • | Changed Figure 4 in the Typical MOSFET Characteristics section to reflect updated gate charges | | | | | |



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

| | PARAMETER | TEST CONDITIONS | MIN TYF | MAX | UNIT |
|---------------------|----------------------------------|--|---------|-------|-------|
| STATIC | CHARACTERISTICS | | T. | | |
| BV _{DSS} | Drain-to-source voltage | V _{GS} = 0 V, I _D = 250 μA | 40 | | V |
| I _{DSS} | Drain-to-source leakage current | V _{GS} = 0 V, V _{DS} = 32 V | | 1 | μΑ |
| I _{GSS} | Gate-to-source leakage current | V _{DS} = 0 V, V _{GS} = 20 V | | 100 | nA |
| V _{GS(th)} | Gate-to-source threshold voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 1.4 1.7 | 7 2.3 | V |
| В | Drain to course an registeres | $V_{GS} = 4.5 \text{ V}, I_D = 100 \text{ A}$ | 2.0 | 2.6 | mΩ |
| R _{DS(on)} | Drain-to-source on resistance | $V_{GS} = 10 \text{ V}, I_D = 100 \text{ A}$ | 1.4 | 1.7 | 11152 |
| g _{fs} | Transconductance | $V_{DS} = 4 \text{ V}, I_{D} = 100 \text{ A}$ | 330 |) | S |
| DYNAMI | C CHARACTERISTICS | | | | |
| C _{iss} | Input capacitance | | 8770 | 11400 | pF |
| C _{oss} | Output capacitance | $V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}, f = 1 \text{ MHz}$ | 832 | 1080 | pF |
| C _{rss} | Reverse transfer capacitance | | 424 | 551 | pF |
| R_{G} | Series gate resistance | | 0.9 | 1.8 | Ω |
| Qg | Gate charge total (4.5 V) | | 58 | 3 75 | nC |
| Qg | Gate charge total (10 V) | | 118 | 3 153 | nC |
| Q _{gd} | Gate charge gate-to-drain | V _{DS} = 20 V, I _D = 100 A | 2 | | nC |
| Q _{gs} | Gate charge gate-to-source | | 28 | 3 | nC |
| Q _{g(th)} | Gate charge at V _{th} | | 15 | 5 | nC |
| Q _{oss} | Output charge | V _{DS} = 20 V, V _{GS} = 0 V | 35 | 5 | nC |
| t _{d(on)} | Turnon delay time | | 10 |) | ns |
| t _r | Rise time | V _{DS} = 20 V, V _{GS} = 10 V, | 3 | 3 | ns |
| t _{d(off)} | Turnoff delay time | $I_{DS} = 100 \text{ A}, R_G = 0 \Omega$ | 29 |) | ns |
| t _f | Fall time | | 3 | 3 | ns |
| DIODE C | CHARACTERISTICS | | | | |
| V _{SD} | Diode forward voltage | I _{SD} = 100 A, V _{GS} = 0 V | 0.88 | 1.0 | V |
| Q _{rr} | Reverse recovery charge | V _{DS} = 20 V, I _F = 100 A, | 70 |) | nC |
| t _{rr} | Reverse recovery time | di/dt = 300 A/μs | 4 | | ns |

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


| | THERMAL METRIC | MIN | TYP | MAX | UNIT |
|-----------------|--|-----|-----|-----|------|
| $R_{\theta JC}$ | Junction-to-case thermal resistance | | | 0.6 | °C/W |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | | | 62 | °C/W |


Product Folder Links: CSD18510KTT



5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)








Figure 3. Transfer Characteristics

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)




Figure 12. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18510KTT



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 KTT Package Dimensions



Notes:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Features may not exist and shape may vary per different assembly sites.


Table 1. Pin Configuration


| POSITION | DESIGNATION |
|-------------|-------------|
| Pin 1 | Gate |
| Pin 2 / Tab | Drain |
| Pin 3 | Source |

Submit Documentation Feedback




7.2 Recommended PCB Pattern





For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Recommended Stencil Opening (0.125 mm Stencil Thickness)



Notes:

- 1. This package is designed to be soldered to a thermal pad on the board. See *PowerPAD™ Thermally Enhanced Package* (SLMA002) and *PowerPAD™ Made Easy* (SLMA004) for more information.
- 2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 3. Board assembly site may have different recommendations for stencil design.

Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

5-Jan-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|------------------|---------|------|---------|--------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CSD18510KTT | ACTIVE | DDPAK/ TO-263 | KTT | 3 | 500 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -55 to 175 | CSD18510KTT | Samples |
| CSD18510KTTT | ACTIVE | DDPAK/ TO-263 | KTT | 3 | 50 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -55 to 175 | CSD18510KTT | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

5-Jan-2017

| n no event shall TI's liability arising out of | such information exceed the total purchase pr | rice of the TI part(s) at issue in this | document sold by TI to Customer on an annual basis. |
|--|---|---|---|
| | | | |

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.