SLOS362A − JUNE 2001 − REVISED JANUARY 2005

FAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH AND WITHOUT SHUTDOWN

FEATURES

- **Rail-To-Rail Output**
- **V_{ICR} Includes Ground**
- **Gain-Bandwidth Product . . . 9 MHz**
- **Supply Current . . . 730 μA/Channel**
- **Single, Duals, and Quad Versions**
- **Ultralow Power Down Mode $I_{DD(SHDN)}$ = 4 μA/Channel**
- **Specified Temperature Range −40°C to 125°C . . . Industrial Grade**
- **Supply Voltage Range . . . 2.7 V to 5.5 V**
- **Ultrasmall Packaging**
  - **5 or 6 Pin SOT-23 (TLV2630/1)**
  - **8 or 10 Pin MSOP (TLV2632/3)**
- **Universal Op-Amp EVM (See SLOU060 for More Information)**

Operational Amplifier



DESCRIPTION

The TLV263x single supply operational amplifiers provide rail-to-rail output with an input range that includes ground. The TLV263x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range (−40°C to 125°C) while adding the rail-to-rail output swing feature. The TLV263x also provides a 9 MHz gain-bandwidth product from only 730 μA of supply current. The maximum recommended supply voltage is 5.5 V, which, when coupled with a 2.7-V minimum, allows the devices to be operated from lithium ion cells.

The combination of wide bandwidth, low noise, and low distortion makes it ideal for high speed and high resolution data converter applications. The ground input range allows it to directly interface to ground rail referred systems.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

The 2.7-V operation makes it compatible with Li-Ion powered systems and the operating supply voltage range of many micro-power microcontrollers available today including TI's MSP430.

AMPLIFIER SELECTION TABLE

DEVICE	V_{DD} [V]	I_{DD}/ch [μA]	V_{ICR} [V]	GBW [MHz]	SLEW RATE [V/μs]	V_n, 1 kHz [nV/√Hz]	I_O [mA]
OPAx343	2.5−5.5	850	−0.3 to V_{DD} + 0.3	5.5	6	25	40
OPAx743	3.5−12	1100	−0.1 to V_{DD} + 0.1	7	10	30	20
TLV278x	1.8−3.6	650	−0.2 to V_{DD} + 0.2	8	5	9	10
TLV263x	**2.7−5.5**	**730**	**GND to V_{DD} − 1**	**9**	**9.5**	**50**	**28**
TLV262x	2.7−5.5	750	1 V to V_{DD} + 0.2	11	10	27	28
OPAx353	2.7−5.5	8000	−0.1 to V_{DD} + 0.1	44	22	7	40

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2001−2005, Texas Instruments Incorporated

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	SPECIFIED TEMPERATURE RANGE	ORDER NUMBER	TRANSPORT MEDIA
Single with Shutdown						
TLV2630ID	SOIC−8	D	—	−40°C to 125°C	TLV2630ID TLV2630IDR	Tube Tape and Reel
TLV2630IDBV	SOT−23−6	DBV	VAYI		TLV2630IDBVR† TLV2630IDBVT‡	Tape and Reel
TLV2630IP	DIP−8	P	—		TLV2630IP	Tube
Single without Shutdown						
TLV2631ID	SOIC−8	D	—	−40°C to 125°C	TLV2631ID TLV2631IDR	Tube Tape and Reel
TLV2631IDBV	SOT−23−5	DBV	VAZI		TLV2631IDBVR† TLV2631IDBVT‡	Tape and Reel
TLV2631IP	DIP−8	P	—		TLV2631IP	Tube
Dual without Shutdown						
TLV2632ID	SOIC−8	D	—	−40°C to 125°C	TLV2632ID TLV2632IDR	Tube Tape and Reel
TLV2632IDGK	MSOP−8	DGK	AKG		TLV2632IDGK TLV2632IDGKR	Tube Tape and Reel
TLV2632IP	DIP−8	P	—		TLV2632IP	Tube
Dual with Shutdown						
TLV2633ID	SOIC−14	D	—	−40°C to 125°C	TLV2633ID TLV2633IDR	Tube Tape and Reel
TLV2633IDGS	MSOP−10	DGS	AKK		TLV2633IDGS TLV2633IDGSR	Tube Tape and Reel
TLV2633IN	DIP−14	N	—		TLV2633IN	Tube
Quad without Shutdown						
TLV2634ID	SOIC−14	D	—	−40°C to 125°C	TLV2634ID TLV2634IDR	Tube Tape and Reel
TLV2634IN	DIP−14	N	—		TLV2634IN	Tube
TLV2634IPW	TSSOP−14	PW	—		TLV2634IPW TLV2634IPWR	Tube Tape and Reel
Quad with Shutdown						
TLV2635ID	SOIC−16	D	—	−40°C to 125°C	TLV2635ID TLV2635IDR	Tube Tape and Reel
TLV2635IN	DIP−16	N	—		TLV2635IN	Tube
TLV2635IPW	TSSOP−16	PW	—		TLV2635IPW TLV2635IPWR	Tube Tape and Reel

† The SOT23 package devices are only available taped and reeled. The **R** Suffix denotes quantities (3,000 pieces per reel).
‡ The **T** Suffix denotes smaller quantities (250 pieces per mini-reel).

1. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1) . . . . . 6 V
Differential input voltage, V_{ID} . . . . . $\pm V_{DD}$
Input voltage range, V_I (see Note 1) . . . . . GND to V_{DD} − 1 V
Input current, I_I (any input) . . . . . ± 10 mA
Output current, I_O . . . . . ±40 mA
Continuous total power dissipation . . . . . See Dissipation Rating Table
Operating free-air temperature range, T_A: I-suffix . . . . . −40°C to 125°C
Maximum junction temperature, T_J . . . . . 150°C
Storage temperature range, T_{stg} . . . . . −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . 260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: All voltage values, except differential voltages, are with respect to GND.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}	Single supply	2.7	5.5	V
	Split supply	±1.35	±2.75	
Common-mode input voltage range, V_{ICR}		GND	V_{DD}−1	V
Operating free-air temperature, T_A	I-suffix	−40	125	°C
Shutdown on/off voltage level‡	V_{IL}		0.4	V
	V_{IH}	2		

‡ Relative to GND.

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted)

dc performance

PARAMETER		TEST CONDITIONS		T_A	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{IC} = V_{DD}/2$, $V_O = V_{DD}/2$		25°C		250	3500	μV
				Full range			4500	
			TLV2634/5	25°C		250	4200	μV
				Full range			5200	
α_{VIO}	Temperature coefficient of input offset voltage			25°C		3		μV/°C
CMRR	Common-mode rejection ratio	V_{IC} = GND to V_{DD}−1 V	V_{DD} = 2.7 V	25°C	76	100		dB
				Full range	67			
			V_{DD} = 5 V	25°C	77	100		
				Full range	74			
A_{VD}	Large-signal differential voltage amplification	R_L = 2 kΩ, $V_{O(PP)} = V_{DD}$−1 V		25°C	90	100		dB
				Full range	82			

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted) (continued)

input characteristics

PARAMETER		TEST CONDITIONS	T_A†	MIN	TYP	MAX	UNIT
I_{IO}	Input offset current	$V_{IC} = V_{DD}/2$, $V_O = V_{DD}/2$	25°C		1	50	pA
			Full range			100	
I_{IB}	Input bias current		25°C		1	50	
			Full range			200	
$r_{i(d)}$	Differential input resistance		25°C		1000		GΩ
$C_{i(c)}$	Common-mode input capacitance	f = 1 kHz	25°C		12		pF

† Full range is −40°C to 125°C for the I-suffix.

output characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	V_{DD} = 2.7 V	25°C	2.6	2.67		V
				Full range	2.55			
			V_{DD} = 5 V	25°C	4.92	4.98		
				Full range	4.9			
		$V_{IC} = V_{DD}/2$, $I_{OH} = -10$ mA	V_{DD} = 2.7 V	25°C	2.25	2.43		
				Full range	2.15			
			V_{DD} = 5 V	25°C	4.7	4.8		
				Full range	4.65			
V_{OL}	Low-level output voltage	$V_{IC} = V_{DD}/2$, I_{OL} = 1 mA	V_{DD} = 2.7 V	25°C		0.03	0.1	mV
				Full range			0.15	
			V_{DD} = 5 V	25°C		0.025	0.08	
				Full range			0.1	
		$V_{IC} = V_{DD}/2$, I_{OL} = 10 mA	V_{DD} = 2.7 V	25°C		0.26	0.45	
				Full range			0.47	
			V_{DD} = 5 V	25°C		0.2	0.3	
				Full range			0.35	
I_O	Output current	V_{DD} = 2.7 V, V_O = 0.5 V from rail	Sourcing	25°C		14		mA
			Sinking			19		
		V_{DD} = 5 V, V_O = 0.5 V from rail	Sourcing			28		
			Sinking			28		
I_{OS}	Short-circuit output current	Sourcing	V_{DD} = 2.7 V	25°C		50		mA
			V_{DD} = 5 V			95		
		Sinking	V_{DD} = 2.7 V			50		
			V_{DD} = 5 V			95		

† Full range is −40°C to 125°C for the I-suffix.

power supply

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
I_{DD}	Supply current (per channel)	$V_O = V_{DD}/2$,	$\overline{SHDN} = V_{DD}$	25°C		730	1000	µA
				Full range			1350	
PSRR	Supply voltage rejection ratio (ΔV_{DD} /ΔV_{IO})	V_{DD} = 2.7 V to 5.5 V, $V_{IC} = V_{DD}/2$	No load	25°C	70	90		dB
				Full range	65			

† Full range is −40°C to 125°C for the I-suffix.

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted) (continued)

dynamic performance

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
GBWP	Gain-bandwidth product	R_L = 2 kΩ, C_L = 10 pF, f = 10 kHz		25°C		9		MHz
SR+	Positive slew rate at unity gain	R_L = 2 kΩ, C_L = 50 pF	V_{DD} = 2.7 V, $V_{O(PP)}$ = 1.7 V			6		V/µs
			V_{DD} = 5 V, $V_{O(PP)}$ = 3.5 V			6		
SR−	Negative slew rate at unity gain	R_L = 2 kΩ, C_L = 50 pF	V_{DD} = 2.7 V, $V_{O(PP)}$ = 1.7 V			10		V/µs
			V_{DD} = 5 V, $V_{O(PP)}$ = 3.5 V			9.5		V/µs
ϕ_m	Phase margin	R_L = 2 kΩ,	C_L = 10 pF			50		°
	Gain margin					20		dB

† Full range is −40°C to 125°C for the I-suffix.

noise/distortion performance

PARAMETER		TEST CONDITIONS		T_A	MIN	TYP	MAX	UNIT
THD + N	Total harmonic distortion plus noise	$V_{O(PP)}$ = V_{DD}/2, R_L = 2 kΩ, f = 10 kHz	A_V = 1	25°C		0.003%		
			A_V = 10			0.02%		
			A_V = 100			0.095%		
V_n	Equivalent input noise voltage	f = 1 kHz				50		nV/√Hz
		f = 10 kHz				30		
I_n	Equivalent input noise current	f = 1 kHz				0.9		fA/√Hz

shutdown characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
$I_{DD(SHDN)}$	Supply current, per channel in shutdown mode (TLV2630, TLV2633, TLV2635)	$\overline{SHDN}$ = 0.4 V		25°C		4	17	µA
				Full range			19	
$t_{(on)}$	Amplifier turnon time‡	R_L = 2 kΩ, C_L = 10 pF	V_{DD} = 2.7 V	25°C		4.5		µs
			V_{DD} = 5 V			1.5		
$t_{(off)}$	Amplifier turnoff time‡					200		ns

† Full range is −40°C to 125°C for the I-suffix.
‡ Disable time and enable time are defined as the interval between application of the logic signal to $\overline{SHDN}$ and the point at which the supply current has reached half its final value.

DISSIPATION RATING TABLE

PACKAGE	Θ_{JC} (°C/W)	Θ_{JA} (°C/W)	$T_A \le 25°C$ POWER RATING	$T_A = 125°C$ POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
D (16)	25.7	114.7	1090 mW	218 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DBV (6)	55	294.3	425 mW	85 mW
DGK (8)	54.2	259.9	481 mW	96.1 mW
DGS (10)	54.1	259.7	485 mW	97 mW
N (14, 16)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW
PW (16)	28.7	161.4	774 mW	154.9 mW

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
V_{OH}	High-level output voltage	vs High-level output current	4, 6
V_{OL}	Low-level output voltage	vs Low-level output current	5, 7
I_{DD}	Supply current	vs Supply voltage	8
I_{DD}	Supply current	vs Free-air temperature	9
PSRR	Power supply rejection ratio	vs Frequency	10
A_{VD}	Differential voltage amplification & phase	vs Frequency	11
	Gain-bandwidth product	vs Supply voltage	12
		vs Free-air temperature	13
SR	Slew rate	vs Supply voltage	14
		vs Free-air temperature	15, 16
ϕ_m	Phase margin	vs Load capacitance	17
V_n	Equivalent input noise voltage	vs Frequency	18
	Crosstalk	vs Frequency	19
	Voltage-follower large-signal pulse response		20
	Voltage-follower small-signal pulse response		21
$I_{DD(SHDN)}$	Shutdown supply current	vs Free-air temperature	22
$I_{DD(SHDN)}$	Shutdown supply current	vs Supply voltage	23
$I_{DD(SHDN)}$	Shutdown supply current/output voltage	vs Time	24

TYPICAL CHARACTERISTICS

INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE



Figure 1

INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE



Figure 2

COMMON-MODE REJECTION RATIO vs FREQUENCY



Figure 3

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 4

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 5

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



Figure 6

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



Figure 7

SUPPLY CURRENT vs SUPPLY VOLTAGE



Figure 8

SUPPLY CURRENT vs FREE-AIR TEMPERATURE



Figure 9

TYPICAL CHARACTERISTICS

POWER SUPPLY REJECTION RATIO vs FREQUENCY



Figure 10

DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE vs FREQUENCY



Figure 11

GAIN-BANDWIDTH PRODUCT vs SUPPLY VOLTAGE



Figure 12

GAIN-BANDWIDTH PRODUCT vs FREE-AIR TEMPERATURE



Figure 13

SLEW RATE vs SUPPLY VOLTAGE



Figure 14

SLEW RATE vs FREE-AIR TEMPERATURE



Figure 15

SLEW RATE vs FREE-AIR TEMPERATURE



Figure 16

PHASE MARGIN vs LOAD CAPACITANCE



Figure 17

TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE vs FREQUENCY



Figure 18

CROSSTALK vs FREQUENCY



Figure 19

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE



Figure 20

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE



Figure 21

SHUTDOWN SUPPLY CURRENT vs FREE-AIR TEMPERATURE



Figure 22

SHUTDOWN SUPPLY CURRENT vs SUPPLY VOLTAGE



Figure 23

TYPICAL CHARACTERISTICS

SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE vs TIME



Figure 24

TLV263x PACKAGE PINOUTS

TLV2630
DBV PACKAGE
(TOP VIEW)



TLV2630
D OR P PACKAGE
(TOP VIEW)



TLV2631
DBV PACKAGE
(TOP VIEW)



TLV2631
D OR P PACKAGE
(TOP VIEW)



TLV2632
D, DGK, OR P PACKAGE
(TOP VIEW)



TLV2633
DGS PACKAGE
(TOP VIEW)



TLV2633
D OR N PACKAGE
(TOP VIEW)



TLV2634
D, N, OR PW PACKAGE
(TOP VIEW)



TLV2635
D, N, OR PW PACKAGE
(TOP VIEW)



NC − No internal connection

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2630IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAYI	Samples
TLV2631IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAZI	Samples
TLV2631IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAZI	Samples
TLV2632IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKG	Samples
TLV2632IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2632I	Samples
TLV2634ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2634I	Samples
TLV2634IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2634I	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2630IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2631IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2631IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2632IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2632IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2634IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2630IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2631IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2631IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2632IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2632IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2634IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AB.

D (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R–PDSO–G14) PLASTIC SMALL OUTLINE



4040064–3/G 02/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO–153

PW (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AA.

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DBV (R–PDSO–G5) PLASTIC SMALL–OUTLINE PACKAGE



4073253–4/N 12/14

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO–178 Variation AA.

DBV (R–PDSO–G5) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.

DGK (S–PDSO–G8) PLASTIC SMALL–OUTLINE PACKAGE



4073329/E 05/06

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO–187 variation AA, except interlead flash.

DBV (R–PDSO–G6) PLASTIC SMALL–OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
E. Falls within JEDEC MO–178 Variation AB, except minimum lead width.

DBV (R–PDSO–G6) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated