
- Meets ANSI EIA/TIA-232-E and ITU Recommendation V.28
- Very Low Supply Current
- Sleep Mode:
 3-State Outputs in High-Impedance State
 Ultra-Low Supply Current . . . 17 μA Typ
- Improved Functional Replacement for: SN75188, Motorola MC1488, National Semiconductor DS14C88, and DS1488
- CMOS- and TTL-Compatible Data Inputs
- On-Chip Slew-Rate Limit . . . 30 V/μs
- Output Current Limit . . . 10 mA Typ
- Wide Supply Voltage Range . . . ±4.5 V to ±15 V

D OR N PACKAGE (TOP VIEW)



NOT RECOMMENDED FOR NEW DESIGNS

description

The SN75C198 is a monolithic low-power BI-MOS device containing four low-power line drivers designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE) in conformance with the specifications of ANSI EIA/TIA-232-E. The drivers of the SN75C198 are similar to those of the SN75C188 quadruple driver. The drivers have a controlled-output slew rate that is limited to a maximum of 30 V/ μ s. This feature eliminates the need for external components.

The sleep-mode input, \overline{SM} , can switch the outputs to high impedance, which avoids the transmission of corrupted data during power-up and allows significant system power savings during data-off periods.

The SN75C198 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

l I	NPUT	OUTPUT				
SM	Α	В	Υ			
Н	Н	Н	L			
Н	L	Χ	Н			
Н	Χ	L	Н			
L	Χ	Χ	Z			


H = high level, L = low level, X = irrelevant, Z = high impedance



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematics of inputs and outputs





All resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC+} (see Note 1)	15 V
Supply voltage, V _{CC}	15 V
Input voltage range, V _I	–15 V to 15 V
Output voltage range, VO	V_{CC-} -6 V to V_{CC+} + 6 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : SN75C198	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
N	1150 mW	9.2 mW/°C	730 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC+}	4.5	12	15	V	
Supply voltage, V _{CC} -	-4.5	-12	-15	V	
Input voltage, V _I (see Figure 2)				VCC+	V
High-level input voltage, VIH	2			V	
Low-level input voltage, V _{IL}	A and B inputs SM input			0.8	V
				0.6	V
Operating free-air temperature, T _A 0				70	°C



<u>ele</u>ctrical characteristics over recommended operating free-air temperature range, $V_{CC\pm} = \pm 12 \text{ V}$, SM at 2 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS				TYP [†]	MAX	UNIT	
V	OH High-level output voltage		$R_1 = 3 k\Omega$	$V_{CC\pm} = \pm 5 \text{ V}$	4			V	
VOH	High-level output voltage	V _{IH} = 0.8 V,	KL = 2 K22	$V_{CC\pm} = \pm 12 \text{ V}$	10			V	
Vol	Low-level output voltage (see Note 2)	$V_{IH} = 2 \text{ V}, \qquad R_L = 3 \text{ k}\Omega$		$V_{CC\pm} = \pm 5 \text{ V}$			-4	V	
VOL	Low-level output voltage (see Note 2)	VIH - Z V,	$R_L = 3 k\Omega$	$V_{CC\pm} = \pm 12 \text{ V}$			-10	V	
lіН	High-level input current	V _I = 5 V					10	μΑ	
I _{IL}	Low-level input current	V _I = 0 V					-10	μΑ	
	High-impedance-state output current	SM at 0.6 ∨		$V_{O} = 12 \text{ V},$ $V_{CC\pm} = \pm 12 \text{ V}$			100	1	
loz	rigir-impedance-state output current			$V_{O} = -12 V,$ $V_{CC\pm} = \pm 12 V$			-100	μA 100	
IOS(H)	High-level short-circuit output current‡	V _I = 0.8 V,	VO = 0 or $VCC -$	•	-4.5	-10	-19.5	mA	
IOS(L)	Low-level short-circuit output current‡	V _I = 2 V,	VO = 0 or $VCC +$		4.5	10	19.5	mA	
r _o	Output resistance	$V_{CC\pm} = 0$,	$V_0 = -2 \ V \ to \ 2 \ V$	/	300			Ω	
		IN		$V_{CC\pm} = \pm 5 \text{ V}$		90	160	- 1	
loo	Supply current from V _{CC+}			$V_{CC\pm} = \pm 12 \text{ V}$		95	160		
ICC+	Supply current from VCC+	A and B inputs at 0.8 V or 2 V,		$V_{CC\pm} = \pm 5 \text{ V}$		40			
		$R_L = 3 k\Omega$,	SM at 0.6 V	$V_{CC\pm} = \pm 12 \text{ V}$		40			
laa		I		$V_{CC\pm} = \pm 5 \text{ V}$		-90	-160	μА	
	Supply current from Voc			$V_{CC\pm} = \pm 12 \text{ V}$		-95	-160		
ICC-	Supply current from V _{CC} -	A and B inputs at 0.8 V or 2 V,		$V_{CC\pm} = \pm 5 \text{ V}$		-40			
		$R_L = 3 k\Omega$,	SM at 0.6 V	$V_{CC\pm} = \pm 12 \text{ V}$		-40			

[†] All typical values are at $T_A = 25$ °C.

NOTE 2: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is a maximum, the typical value is a more negative voltage.

switching characteristics over recommended operating free-air temperature range, $V_{CC\pm}$ = ± 12 V (unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP [†]	MAX	UNIT	
tPLH	Propagation delay time, low- to high-level output§					3	μs
tPHL	Propagation delay time, high- to low-level output§	R _L = 3 kΩ to 7 kΩ,	C _L = 15 pF,			3.5	μs
tTLH	Transition time, low- to high-level output¶	See Figure 1		0.53	1	3.2	μs
tTHL	Transition time, high- to low-level output¶			0.53	1	3.2	μs
tTLH	Transition time, low- to high-level output#	$R_1 = 3 k\Omega \text{ to } 7 k\Omega$	C _L = 2500 pF,		1.5		μs
tTHL	Transition time, high- to low-level output#	See Figure 2			1.5		μs
^t PZH	Output enable time to high level	$R_L = 3 k\Omega$ to $7 k\Omega$,	C _L = 15 pF,			50	μs
tPHZ	Output disable time from high level	See Figure 3				10	μs
tPZL	Output enable time to low level	$R_L = 3 k\Omega$ to $7 k\Omega$,	C _L = 15 pF,			15	μs
t _{PLZ}	Output disable time from low level	See Figure 4				10	μs
SR	Output slew rate#	$R_L = 3 k\Omega$ to $7 k\Omega$,	C _L = 15 pF	6	15	30	V/μs

[†] All typical values are at $T_A = 25$ °C.




[‡] Not more than one output should be shorted at a time.

^{\$} tpHL and tpLH include the additional time due to on-chip slew rate and are measured at the 50% points.

Measured between 10% and 90% points of output waveform


[#] Measured between 3-V and -3-V points of output waveform

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \mu s$, PRR = 20 kHz, $Z_O = 50 \Omega$, $t_T = t_f \le 50 \text{ ns}$.
 - B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms, Propagation and Transition Times



- NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu s$, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_\Gamma = t_\Gamma \le 50 \ ns$.
 - B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms, Transition Times




- NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \mu s$, PRR = 20 kHz, $Z_O = 50 \Omega$, $t_f = t_f \le 50 ns$.
 - B. C_I includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f ≤50 ns.

B. C_L includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

VOLTAGE TRANSFER CHARACTERISTICS



OUTPUT VOLTAGE 20 $V_{CC\pm} = \pm 12 V$ 16 T_A = 25°C 12 $V_{OL}(V_I = 2 V)$ IO - Output Current - mA 8 4 3-kΩ Load Line 0 -4 $V_{OH} (V_{I} = 0.8 V)$ -8 -12 -16 -20

-16


-12

-8

OUTPUT CURRENT

SHORT-CIRCUIT OUTPUT CURRENT vs

FREE-AIR TEMPERATURE



OUTPUT VOLTAGE

0


VO - Output Voltage - V

Figure 6

8


12


16





POWER-OFF OUTPUT RESISTANCE

TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME FREE-AIR TEMPERATURE 2 $R_I = 7 k\Omega$ ^tPHL $R_L = 3 k\Omega$ 1.75 t_{pd} - Propagation Delay Time – μ s 1.5 1.25 $R_L = 3 k\Omega$ **tPLH** 1 $R_L = 7 k\Omega$ 0.75 0.5 $V_{CC\pm} = \pm 12 V$ 0.25 C_L = 15 pF 0 0 20 40 60 80 100 120 T_A - Free-Air Temperature - °C




OUTPUT ENABLE TIME TO HIGH LEVEL FREE-AIR TEMPERATURE

Figure 13



OUTPUT DISABLE TIME FROM HIGH LEVEL FREE-AIR TEMPERATURE



TYPICAL CHARACTERISTICS

1.5

1

0.5

0

0

20

OUTPUT ENABLE TIME TO LOW LEVEL FREE-AIR TEMPERATURE 8 $V_{CC} \pm = \pm 12 V$ t PZL $\,$ – Output Enable Time to Low Level – $\mu\,\text{s}$ $R_L = 3 k\Omega$ 7 $C_{L}^{-} = 15 \text{ pF}$ 6 5 4 3 2 1 0 0 20 40 60 80 100 120

Figure 17

 T_A – Free-Air Temperature – $^{\circ}C$

OUTPUT DISABLE TIME FROM LOW LEVEL FREE-AIR TEMPERATURE t pLz – Output Disable Time From Low Level – μs $V_{CC} \pm = \pm 12 V$ $R_L = 3 k\Omega$ 2.5 $C_L = 15 pF$ 2

Figure 18

60

 T_A – Free-Air Temperature – $^{\circ}C$

80

40

100

120



PACKAGE OPTION ADDENDUM

11-Sep-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN75C198D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75C198	Samples
SN75C198N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C198N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

11-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.