## ADS8284 18-BIT, 1-MSPS, Pseudo-Bipolar Differential SAR ADC with On-Chip ADC Driver (OPA) and 4-Channel Differential Multiplexer

## 1 Features

- $\quad 1.0-\mathrm{MHz}$ Sample Rate, Zero Latency at Full Speed
- 18-Bit Resolution
- Supports Pseudo-Bipolar Differential Input Range: -4 V to +4 V with 2-V Common-Mode
- Built-In Four Channel, Differential Ended Multiplexer; with Channel Count Selection and Auto/Manual Mode
- On-Board Differential ADC Driver (OPA)
- Buffered Reference Output to Level Shift Bipolar $\pm 4$-V Input with External Resistance Divider
- Reference/2 Output to Set Common-Mode for External Signal Conditioner
- 18-/16-/8-Bit Parallel Interface
- SNR: 98.4dB Typ at $2-\mathrm{kHz} \mathrm{I} / \mathrm{P}$
- THD: -119 dB Typ at $2-\mathrm{kHz} \mathrm{I} / \mathrm{P}$
- Power Dissipation: 331.25 mW at 1 MSPS Including ADC Driver
- Internal Reference
- Internal Reference Buffer
- 64-Pin QFN Package


## 3 Description

The ADS8284 is a high-performance analog system-on-chip (SoC) device with an 18-bit, 1-MSPS A/D converter, $4-\mathrm{V}$ internal reference, an on-chip ADC driver (OPA), and a 4-channel differential multiplexer. The channel count of the multiplexer and auto/manual scan modes of the device are user selectable.

The ADC driver is designed to leverage the very high noise performance of the differential ADC at optimum power usage levels.

The ADS8284 outputs a buffered reference signal for level shifting of a $\pm 4-\mathrm{V}$ bipolar signal with an external resistance divider. A $\mathrm{V}_{\text {ret }} / 2$ output signal is available to set the common-mode of a signal conditioning circuit. The device also includes an 18-/16-/8-bit parallel interface.
The ADS8284 is available in a $9 \mathrm{~mm} \times 9 \mathrm{~mm}$, 64-pin QFN package and is characterized from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Device Information ${ }^{(1)}$

| DEVICE NAME | PACKAGE | BODY SIZE |
| :---: | :---: | :---: |
| ADS8284 | QFN (64) | $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## 2 Applications

- Medical Imaging/CT Scanners
- Automated Test Equipment
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems


## Simplified Schematic



## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Pin Configuration and Function ..... 3
6 Specifications ..... 6
6.1 Absolute Maximum Ratings ..... 6
6.2 Handling Ratings ..... 6
6.3 Recommended Operating Conditions ..... 6
6.4 Thermal Information ..... 6
6.5 Electrical Characteristics. ..... 7
6.6 Timing Requirements, 5 V ..... 10
6.7 Timing Requirements, 3 V ..... 11
6.8 Multiplexer Timing Requirements ..... 11
6.9 Timing Diagrams ..... 12
6.10 Typical Characteristics ..... 19
7 Device Description. ..... 30
7.1 Overview ..... 30
7.2 Functional Block Diagram ..... 30
7.3 Feature Description ..... 31
7.4 Device Functional Modes ..... 32
8 Application and Implementation ..... 33
8.1 Application Information. ..... 33
8.2 Typical Applications ..... 33
9 Power Supply Recommendations ..... 36
10 Device and Documentation Support ..... 37
10.1 Trademarks ..... 37
10.2 Electrostatic Discharge Caution. ..... 37
10.3 Glossary ..... 37
11 Mechanical, Packaging, and Orderable Information ..... 37
4 Revision History
Changes from Original (March 2009) to Revision A Page

- Changed the data sheet to the new TI standard ..... 1
- Added the Device Information table ..... 1
- Added the Handling Ratings table ..... 6
- Added Reference/2 Voltage Range to the Electrical Characteristics table ..... 8
- Added the Power Supply Recommendations section ..... 36


## Device Comparison Table

| TYPE/SPEED | 500 kHz | $\sim 600 \mathrm{kHz}$ | 750 kHz | 1 MHz | 1.25 MHz | 2 MHz | 3 MHz | 4MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18-Bit Pseudo-Diff | ADS8383 | ADS8381 |  | ADS8481 |  |  |  |  |
|  |  | ADS8380 (s) |  |  |  |  |  |  |
| 18-Bit Pseudo-Bipolar, Fully Diff |  | ADS8382 (s) |  | ADS8284 | ADS8484 |  |  |  |
|  |  |  |  | ADS8482 |  |  |  |  |
| 16-Bit Pseudo-Diff | ADS8327 | ADS8370 (s) | ADS8371 | ADS8471 | ADS8401 | ADS8411 |  |  |
|  | ADS8328 |  |  |  | ADS8405 | ADS8410 (s) |  |  |
|  | ADS8319 |  |  |  |  |  |  |  |
| 16-Bit Pseudo-Bipolar, Fully Diff | ADS8318 | ADS8372 (s) |  | ADS8472 | ADS8402 | ADS8412 |  | ADS8422 |
|  |  |  |  | ADS8254 | ADS8406 | ADS8413 (s) |  |  |
| 14-Bit Pseudo-Diff |  |  |  |  | ADS7890 (s) |  | ADS7891 |  |
| 12-Bit Pseudo-Diff |  |  |  | ADS7886 |  | ADS7883 |  | ADS7881 |

Device Linearity

| MODEL | MAXIMUM INTEGRAL <br> LINEARITY <br> (LSB) | MAXIMUM DIFFERENTIAL <br> LINEARITY <br> (LSB) | NO MISSING CODES AT <br> RESOLUTION <br> (BIT) |
| :---: | :---: | :---: | :---: |
| ADS8284IB | $\pm 2.5$ | $+1.5 /-1$ | 18 |
| ADS8284I | $\pm 4.5$ | $+1.5 /-1$ | 18 |

## 5 Pin Configuration and Function

|  | QFN PACKAGE <br> (TOP VIEW) |  |
| :---: | :---: | :---: |
| CHOP |  | BUS18_16 |
| CHOM | ] 18 仿[ | +VBD |
| CH1P | ] 19 62[ | BUSY |
| CH1M | 720 61[ | DB0 |
| PD-RBUF |  | DB1 |
| VEE | ]22 59 [ | DB2 |
| VCC | 23 58[ | DB3 |
| VCC | 24 ADS8284 57 | DB4 |
| INP | 725 56[ | DB5 |
| AGND | 126 55 | DB6 |
| INM | ]27 54 | DB7 |
| NC | ]28 53 [ | DB8 |
| CH2P | 729 52 | DB9 |
| CH2M | 30 退 51 [ | BGND |
| CH3P | 31 - 50 | +VBD |
| CH3M |  | DB10 |
|  |  |  |

Pin Functions

| PIN |  | I/O | DESCRIPTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO | NAME |  |  |  |  |  |  |  |
| MULTIPLEXER INPUT PINS |  |  |  |  |  |  |  |  |
| 17 | CHOP | I | Non-inverting analog input for differential multiplexer channel number 0 . Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 18 | CHOM | I | Inverting analog input for differential multiplexer channel number 0 . Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 19 | CH1P | 1 | Non-inverting analog input for differential multiplexer channel number 1. Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 20 | CH1M | I | Inverting analog input for differential multiplexer channel number 1 . Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 29 | CH2P | I | Non-inverting analog input for differential multiplexer channel number 2. Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 30 | CH2M | 1 | Inverting analog input for differential multiplexer channel number 2. Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| 31 | CH3P | 1 | Non-inverting analog input for differential multiplexer channel number 3. Device performance is optimized for 50 ohm source impedance at this input. |  |  |  |  |  |
| 32 | CH3M | 1 | Inverting analog input for differential multiplexer channel number 3. Device performance is optimized for $50-\Omega$ source impedance at this input. |  |  |  |  |  |
| ADC INPUT PINS |  |  |  |  |  |  |  |  |
| 25 | INP | I | ADC Non inverting input., connect 1-nF capacitor across INP and INM |  |  |  |  |  |
| 27 | INM | I | ADC Inverting input, connect 1-nF capacitor across INP and INM |  |  |  |  |  |
| REFERENCE INPUT/ OUTPUT PINS |  |  |  |  |  |  |  |  |
| 8, 9 | REFM | I | Reference ground. |  |  |  |  |  |
| 10 | REFIN | 1 | Reference Input. Add $0.1-\mu \mathrm{F}$ decoupling capacitor between REFIN and REFM. |  |  |  |  |  |
| 11 | REFOUT | 0 | Reference Output. Add $1-\mu$ F capacitor between the REFOUT pin and REFM pin when internal reference is used. |  |  |  |  |  |
| 14 | VCMO | 0 | This pin outputs REFIN/2 and can be used to set common-mode voltage of differential analog inputs. |  |  |  |  |  |
| 15 | BUF-REF | 0 | Buffered reference output. Useful to level shift bipolar signals using external resistors. |  |  |  |  |  |
| POWER CONTROL PINS |  |  |  |  |  |  |  |  |
| 21 | PD-RBUF | 1 | High on this pin powers down the reference buffer (BUF-REF). |  |  |  |  |  |
| MULTIPLEXER CONTROL PINS |  |  |  |  |  |  |  |  |
| 33 | AUTO | 1 | High level on this pin selects auto mode for multiplexer scanning. Low level selects manual mode of multiplexer scanning |  |  |  |  |  |
| 34 | C3 | I | In auto mode $(A U T O=1)$ multiplexer channel selection is reset to CHO on rising edge of MXCLK while $C 3=1$. The pin is do not care in manual mode. |  |  |  |  |  |
| 35 | C2 | 1 | Acts as multiplexer address bit when AUTO $=0$ (manual mode). In auto mode (AUTO =1) C2 and C1 select the last multiplexer channel (channel count) in the auto scan sequence. |  |  |  |  |  |
| 36 | C1 | I | Acts as multiplexer address LSB when AUTO = 0 (manual mode). In auto mode (AUTO =1) C2 and C1 select the last multiplexer channel (channel count) in the auto scan sequence. |  |  |  |  |  |
| 37 | MXCLK | 1 | Multiplexer channel is selected on rising edge of MXCLK irrespective of whether it is auto or manual mode. Device BUSY output can be connected to MXCLK so that device selects next channel at the end of every sample. |  |  |  |  |  |
| ADC DATA BUS |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 42-49, \\ & 52-61 \end{aligned}$ | Data Bus |  | 8-BIT BUS |  |  | 16-BIT BUS |  | 18-BIT BUS |
|  |  |  | BYTE $=0$ | BYTE = 1 | BYTE = 1 | BYTE $=0$ | BYTE $=0$ | BYTE $=0$ |
|  |  |  | BUS18/ $\overline{16}=0$ | BUS18/ $\overline{16}=0$ | BUS18/ $\overline{16}=1$ | BUS18/ $\overline{16}=0$ | BUS18/ $\overline{16}=1$ | BUS18/ $\overline{16}=0$ |
| 42 | DB17 | O | D17 (MSB) | D9 | All ones | D17 (MSB) | All ones | D17 (MSB) |
| 43 | DB16 | 0 | D16 | D8 | All ones | D16 | All ones | D16 |
| 44 | DB15 | 0 | D15 | D7 | All ones | D15 | All ones | D15 |
| 45 | DB14 | 0 | D14 | D6 | All ones | D14 | All ones | D14 |
| 46 | DB13 | 0 | D13 | D5 | All ones | D13 | All ones | D13 |
| 47 | DB12 | 0 | D12 | D4 | All ones | D12 | All ones | D12 |
| 48 | DB11 | 0 | D11 | D3 | D1 | D11 | All ones | D11 |
| 49 | DB10 | 0 | D10 | D2 | D0 (LSB) | D10 | All ones | D10 |
| 52 | DB9 | 0 | D9 | All ones | All ones | D9 | All ones | D9 |
| 53 | DB8 | 0 | D8 | All ones | All ones | D8 | All ones | D8 |
| 54 | DB7 | 0 | D7 | All ones | All ones | D7 | All ones | D7 |
| 55 | DB6 | 0 | D6 | All ones | All ones | D6 | All ones | D6 |
| 56 | DB5 | 0 | D5 | All ones | All ones | D5 | All ones | D5 |

## Pin Functions (continued)

| PIN |  | I/O | DESCRIPTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO | NAME |  |  |  |  |  |  |  |
| 57 | DB4 | 0 | D4 | All ones | All ones | D4 | All ones | D4 |
| 58 | DB3 | 0 | D3 | All ones | All ones | D3 | D1 | D3 |
| 59 | DB2 | 0 | D2 | All ones | All ones | D2 | D0 (LSB) | D2 |
| 60 | DB1 | 0 | D1 | All ones | All ones | D1 | All ones | D1 |
| 61 | DB0 | 0 | D0 (LSB) | All ones | All ones | D0 (LSB) | All ones | D0 (LSB) |

## ADC CONTROL PINS

| 62 | BUSY | O | Status output. This pin is held high when device is converting. |  |
| :---: | :---: | :---: | :--- | :---: |
| 64 | BUS18_16 | I | Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above. |  |
| 1 | BYTE | I | Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above. |  |
| 2 | $\overline{\text { CONVST }}$ | I | Convert start. This input is active low and can act independent of the $\overline{\text { CS }}$ input. |  |
| 3 | $\overline{R D}$ | I | Synchronization pulse for the parallel output. |  |
| 4 | $\overline{\mathrm{CS}}$ | I | Chip select. |  |
|  |  |  |  |  |


| 22 | VEE |  | Negative supply for OPA (OP1, OP2) |
| :---: | :---: | :--- | :--- |
| 23,24 | VCC |  | Positive supply for OPA (OP1, OP2, BUF-REF) |
| 5,7, <br> 13,38, <br> 40 | + VA |  | Analog power supply. |
| 6,12, <br> 26,39, <br> 41 | AGND |  | Analog ground. |
| 50,63 | + VBD |  | Digital power supply for ADC bus. |
| 51 | BGND |  | Digital ground for ADC bus interface digital supply. |
|  |  |  |  |
| NOT CONNECTED PINS |  |  |  |
| 16,28 | NC |  | No connection. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| CH (i) to AGND (both P and M inputs) | VEE-0.3 | VCC + 0.3 | V |
| VCC to VEE | -0.3 | 18 | V |
| +VA to AGND | -0.3 | 7 | V |
| +VBD to BDGND | -0.3 | 7 | V |
| ADC control digital input voltage to GND | -0.3 | (+VBD + 0.3) | V |
| ADC control digital output to GND | -0.3 | $(+\mathrm{VBD}+0.3)$ | V |
| Multiplexer control digital input voltage to GND | -0.3 | (+VA + 0.3) | V |
| Power control digital input voltage to GND | -0.3 | $(+\mathrm{VCC}+0.3)$ | V |
| Operating temperature range | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature ( $\mathrm{J}_{\text {Jmax }}$ ) |  | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 Handling Ratings

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {(ESD) }}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ | -2 | 2 | kV |
|  |  | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ${ }^{(2)}$ | -500 | 500 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | NOM | MAX |
| :--- | :--- | ---: | ---: | ---: | ---: |
| UNIT |  |  |  |  |  |
| Analog Input at Multiplexer Inputs | CHxP, CHxM | 0 | V | V |  |
| Digital Supply Voltage | + VBD | 2.7 | 3.3 | 5.25 | V |
| Analog Supply Voltage | + VA | 4.75 | 5 | 5.25 | V |
| Positive Supply Voltage for OPA | VCC | 4.75 | 5 | 7.5 | V |
| Negative Supply Voltage for OPA | VEE | -7.5 | -5 | -3 | V |

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | RCG | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | 64 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 24.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case(top) thermal resistance | 7.8 |  |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 3.2 |  |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.1 |  |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 3.2 |  |
| $\mathrm{R}_{\text {өJC(bottom) }}$ | Junction-to-case(bottom) thermal resistance | n/a |  |

[^0]
### 6.5 Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{VEE}=-5 \mathrm{~V},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=5 \mathrm{~V}$ or $3.3 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=4 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |
| Full-scale input voltage at multiplexer input ${ }^{(1)}$ | $\mathrm{CH}(\mathrm{i}) \mathrm{P}-\mathrm{CH}(\mathrm{i}) \mathrm{M}$ | $-\mathrm{V}_{\text {ref }}$ |  | $\mathrm{V}_{\text {ref }}$ | V |
| Absolute input range at multiplexer input | CH (i) | -0.2 |  | $\mathrm{V}_{\text {ref }}+0.2$ | V |
| Input common-mode voltage | $[\mathrm{CH}(\mathrm{i}) \mathrm{P}+\mathrm{CH}(\mathrm{i}) \mathrm{M}] / 2$ | $\begin{array}{r} \left(\mathrm{V}_{\text {ref }}\right) / 2 \\ -0.2 \end{array}$ | $\left(\mathrm{V}_{\text {ret }}\right) / 2$ | $\begin{array}{r} \left(\mathrm{V}_{\text {ref }}\right) / 2 \\ +0.2 \end{array}$ | V |

## SYSTEM PERFORMANCE

| Resolution |  |  |  | 18 |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No missing codes | ADS8284IB |  | 18 |  |  | Bits |
|  | ADS8284I |  | 18 |  |  |  |
| Integral linearity ${ }^{(2)}$ | ADS8284IB |  | -2.5 | $\pm 1.25$ | 2.5 | LSB ${ }^{(3)}$ |
|  | ADS8284I |  | -4.5 | $\pm 1.5$ | 4.5 |  |
| Differential linearity | ADS8284IB | At 18-bit level | -1 | $\pm 0.6$ | 1.5 | $\mathrm{LSB}^{(3)}$ |
|  | ADS8284I |  | -1 | $\pm 0.6$ | 1.5 |  |
| Offset error | ADS8284IB |  | -0.5 | $\pm 0.05$ | 0.5 | mV |
|  | ADS8284I |  | -0.5 | $\pm 0.05$ | 0.5 |  |
| Gain error ${ }^{(4)}$ | ADS8284IB | External reference | -0.1 | $\pm 0.025$ | 0.1 | \%FS |
|  | ADS8284I |  | -0.1 | $\pm 0.025$ | 0.1 |  |
| DC power supply rejection ratio |  | At 3 FFFO ${ }_{H}$ output code. For +VA or VCC, VEE variation of 0.5 V individually | 80 |  |  | dB |

SAMPLING DYNAMICS

| Conversion time | $+\mathrm{VBD}=5 \mathrm{~V}$ | 625 | 650 | ns |
| :---: | :---: | :---: | :---: | :---: |
|  | $+\mathrm{VDB}=3 \mathrm{~V}$ | 625 | 650 | ns |
| Acquisition time | $+\mathrm{VBD}=5 \mathrm{~V}$ | 320350 |  | ns |
|  | $+\mathrm{VDB}=3 \mathrm{~V}$ | 320350 |  |  |
| Maximum throughput rate |  |  | 1.0 | MHz |
| Aperture delay |  | 4 |  | ns |
| Aperture jitter |  | 5 |  | ps |
| Settling time to 0.5 LSB | For ADC only | 150 |  | ns |
|  | For OPA (OP1, OP2) + mux | 700 |  |  |
| Over voltage recovery | For ADC only | 150 |  | ns |

DYNAMIC CHARACTERISTICS

| Total harmonic distortion (THD) ${ }^{(5)}$ | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 2 kHz | -119 | dB |
| :---: | :---: | :---: | :---: | :---: |
|  | ADS8284IB |  | -119 |  |
|  | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 10 kHz | -105 | dB |
|  | ADS8284IB |  | -105 |  |
|  | ADS8284I | $\mathrm{V}_{\mathbb{I N}}=4 \mathrm{~V}_{\mathrm{pp}} \text { at } 100 \mathrm{kHz} \text {, }$LoPWR =0 | -100 | dB |
|  | ADS8284IB |  | -100 |  |
| Signal-to-noise ratio (SNR) | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 2 kHz | 98.4 | dB |
|  | ADS8284IB |  | $97.5 \quad 98.4$ |  |
|  | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 10 kHz | 98 | dB |
|  | ADS8284IB |  | 98 |  |
|  | ADS8284I | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}} \text { at } 100 \mathrm{kHz}, \\ & \text { LoPWR }=0 \end{aligned}$ | 95 | dB |
|  | ADS8284IB |  | 97 |  |

(1) Ideal input span, does not include gain or offset error.
(2) This is endpoint INL, not best fit.
(3) LSB means least significant bit.
(4) Calculated on the first nine harmonics of the input frequency.
(5) Measured relative to acutal measured reference.

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{VEE}=-5 \mathrm{~V},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=5 \mathrm{~V}$ or $3.3 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=4 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-noise + distortion (SINAD) | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 2 kHz |  | 98.3 |  | dB |
|  | ADS8284IB |  |  | 98.3 |  |  |
|  | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 10 kHz |  | 97.2 |  | dB |
|  | ADS8284IB |  |  | 97.2 |  |  |
|  | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 100 kHz , LoPWR = 0 |  | 93.8 |  | dB |
|  | ADS8284IB |  |  | 95.23 |  |  |
| Spurious free dynamic range (SFDR) | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 2 kHz |  | 121 |  | dB |
|  | ADS8284IB |  |  | 121 |  |  |
|  | ADS8284I | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}}$ at 10 kHz |  | 106 |  | dB |
|  | ADS8284IB |  |  | 106 |  |  |
|  | ADS8284I | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}_{\mathrm{pp}} \text { at } 100 \mathrm{kHz}, \\ & \text { LoPWR }=0 \end{aligned}$ |  | 101 |  | dB |
|  | ADS8284IB |  |  | 101 |  |  |
| -3dB small signal bandwidth |  |  |  | 8 |  | MHz |
| VOLTAGE REFERENCE INPUT (REFIN) |  |  |  |  |  |  |
| Reference voltage at REFIN, $\mathrm{V}_{\text {ref }}$ |  |  | 3.0 | 4.096 | +VA - 0.8 | V |
| Reference input current ${ }^{(6)}$ |  |  |  | 1 | 1 | $\mu \mathrm{A}$ |
| INTERNAL REFERENCE OUTPUT (REFOUT) |  |  |  |  |  |  |
| Internal reference start-up time |  | From $95 \%$ (+VA), with 1- $\mu \mathrm{F}$ storage capacitor |  |  | 120 | ms |
| Reference voltage range, $\mathrm{V}_{\text {ref }}$ |  |  | 4.081 | 4.096 | 4.111 | V |
| Source current |  | Static load |  |  | 10 | $\mu \mathrm{A}$ |
| Line regulation |  | $+\mathrm{VA}=4.75 \mathrm{~V}$ to 5.25 V |  | 60 |  | $\mu \mathrm{V}$ |
| Drift |  | $\mathrm{I}_{\mathrm{O}}=0$ |  | $\pm 6$ |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| BUFFERED REFERENCE OUTPUT (BUF-REF) |  |  |  |  |  |  |
| Output current |  | REFIN $=4 \mathrm{~V}$, at $85^{\circ} \mathrm{C}$ |  | 70 |  | mA |
| REFERENCE/2 OUTPUT (VCMO) |  |  |  |  |  |  |
| Reference/2 Voltage Range |  | At No Load on VCMO | 1.938 | 2.048 | 2.158 | V |
| Output current |  | REFIN $=4 \mathrm{~V}$, at $+85^{\circ} \mathrm{C}$ |  | 50 |  | $\mu \mathrm{A}$ |
| ANALOG MULTIPLEXER |  |  |  |  |  |  |
| Number of channels |  |  |  |  | 4 |  |
| Channel to channel crosstalk |  | $100 \mathrm{kHz} \mathrm{i} / \mathrm{p}$ |  | -95 |  | dB |
| Channel selection |  | Auto sequencer with selection of channel count or manual selection through control lines |  |  |  |  |
| DIGITAL INPUT-OUTPUT |  |  |  |  |  |  |
| ADC CONTROL PINS |  |  |  |  |  |  |
| Logic Family-CMOS |  |  |  |  |  |  |
| Logic level | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}_{\mathrm{IH}}=5 \mu \mathrm{~A}$ | $+\mathrm{V}_{\text {BD }}-1$ |  | $+\mathrm{V}_{\mathrm{BD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\text {IL }}=5 \mu \mathrm{~A}$ | 0.3 |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {OH }}=2$ TTL loads | $+\mathrm{V}_{B D}=0.6$ |  | $+\mathrm{V}_{\text {BD }}$ | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {LL }}=2$ TTL loads | 0 |  | 0.4 | V |

## MULTIPLEXER CONTROL PINS

| Logic Family - CMOS |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic level | $\mathrm{I}_{\mathrm{H}=5}=5 \mu \mathrm{~A}$ | 2.3 | $+\mathrm{VA}+0.3$ | V |  |  |  |  |  |  |

## POWER CONTROL PINS

Logic Family - CMOS
Logic level

| $\mathrm{V}_{\mathrm{H}}$ |  |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{H} H}=5 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{L}}=5 \mu \mathrm{~A}$ |  |


|  |  |  |
| ---: | ---: | ---: |
| 2.3 | $+\mathrm{VA}+0.3$ | V |
| -0.3 | 0.8 | V |

(6) Can vary $\pm 20 \%$

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{VEE}=-5 \mathrm{~V},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=5 \mathrm{~V}$ or $3.3 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=4 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| Power supply voltage |  | 2.7 | 3.3 | 5.25 | V |
|  |  | 4.75 | 5 | 5.25 | V |
|  |  | 4.75 | 5 | 7.5 | V |
|  |  | -7.5 | -5 | -3 | V |
| ADC driver positive supply (VCC) current (for OP1 and OP2 together) | $\mathrm{VCC}=+5, \mathrm{VEE}=-5 \mathrm{~V}, \mathrm{CH} 0-\mathrm{CH} 3 \mathrm{p}$ and m inputs shorted to each other and connected to 2 V | 11.65 |  |  | mA |
| ADC driver negative supply (VEE) current (for OP1 and OP1 together) | $\mathrm{VCC}=+5 \mathrm{~V}, \mathrm{CHO}-\mathrm{CH} 3 \mathrm{p}$ and m inputs shorted to each other and connected to 2 V | 9.6 |  |  | mA |
| +VA supply current, 1-MHz sample rate |  |  | 45 | 50 | mA |
| Reference buffer (BUF-REF) supply current (VCC to GND) | $\mathrm{VCC}=+5, \mathrm{PD}-\mathrm{RBUF}=0$, Quiescent current |  | 8 |  | mA |
|  | $\mathrm{VCC}=5, \mathrm{PD}$-RBUF $=1{ }^{(7)}$ |  | 10 |  | $\mu \mathrm{A}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Operating free-air |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

(7) PD-RBUF $=1$ powers down the reference buffer (BUF-REF), note that it does not 3 -state the BUF-REF output.

### 6.6 Timing Requirements, 5 V

All specifications typical at $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=+\mathrm{VBD}=5 \mathrm{~V}$ (1) (2) (3)

|  | PARAMETER | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ (CONV) | Conversion time |  | 650 | ns |
| $\mathrm{t}_{(A C Q}$ ) | Acquisition time | 320 |  | ns |
| $\mathrm{t}_{\text {(HOLD }}$ | Sample capacitor hold time |  | 25 | ns |
| $\mathrm{t}_{\text {pd1 }}$ | CONVST low to BUSY high |  | 40 | ns |
| $\mathrm{t}_{\mathrm{pd} 2}$ | Propagation delay time, end of conversion to BUSY low |  | 15 | ns |
| $\mathrm{t}_{\mathrm{pd} 3}$ | Propagation delay time, start of convert state to rising edge of BUSY |  | 15 | ns |
| $\mathrm{t}_{\mathrm{w} 1}$ | Pulse duration, CONVST low | 40 |  | ns |
| $\mathrm{t}_{\text {su1 }}$ | Setup time, $\overline{\mathrm{CS}}$ low to $\overline{\text { CONVST }}$ low | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w} 2}$ | Pulse duration, CONVST high | 20 |  | ns |
|  | CONVST falling edge jitter |  | 10 | ps |
| $\mathrm{t}_{\mathrm{w} 3}$ | Pulse duration, BUSY signal low | $\left.{ }^{\text {( } A C Q}\right)^{\text {min }}$ |  | ns |
| $\mathrm{t}_{\mathrm{w} 4}$ | Pulse duration, BUSY signal high |  | 650 | ns |
| $t_{\text {h } 1}$ | Hold time, first data bus transition ( $\overline{\mathrm{RD}}$ low, or $\overline{\mathrm{CS}}$ low for read cycle, or BYTE or BUS18/16 input changes) after CONVST low | 40 |  | ns |
| $\mathrm{t}_{\mathrm{d} 1}$ | Delay time, $\overline{\mathrm{CS}}$ low to $\overline{\mathrm{RD}}$ low | 0 |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RD}}$ high to $\overline{\mathrm{CS}}$ high | 0 |  | ns |
| $\mathrm{t}_{\mathrm{w} 5}$ | Pulse duration, $\overline{\mathrm{RD}}$ low | 50 |  | ns |
| $\mathrm{t}_{\text {en }}$ | Enable time, $\overline{\mathrm{RD}}$ low (or $\overline{\mathrm{CS}}$ low for read cycle) to data valid |  | 20 | ns |
| $\mathrm{t}_{\mathrm{d} 2}$ | Delay time, data hold from $\overline{\mathrm{RD}}$ high | 5 |  | ns |
| $\mathrm{t}_{\mathrm{d} 3}$ | Delay time, BUS18/76 or BYTE rising edge or falling edge to data valid | 10 | 20 | ns |
| $\mathrm{t}_{\mathrm{w} 6}$ | Pulse duration, $\overline{\mathrm{RD}}$ high | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w} 7}$ | Pulse duration, $\overline{\mathrm{CS}}$ high | 20 |  | ns |
| $\mathrm{t}_{\mathrm{h} 2}$ | Hold time, last $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle) rising edge to $\overline{\mathrm{CONVST}}$ falling edge | 50 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 4}$ | Propagation delay time, BUSY falling edge to next $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle) falling edge | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} 4}$ | Delay time, BYTE edge to BUS18/16 edge skew | 0 |  | ns |
| $\mathrm{t}_{\text {su3 }}$ | Setup time, BYTE or BUS18/16 transition to $\overline{\mathrm{RD}}$ falling edge | 10 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ | Hold time, BYTE or BUS18/16 transition to $\overline{\mathrm{RD}}$ falling edge | 10 |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{RD}}$ high ( $\overline{\mathrm{CS}}$ high for read cycle) to 3 -stated data bus |  | 20 | ns |
| $\mathrm{t}_{\mathrm{d} 5}$ | Delay time, BUSY low to MSB data valid delay |  | 0 | ns |
| $\mathrm{t}_{\mathrm{d} 6}$ | Delay time, $\overline{C S}$ rising edge to BUSY falling edge | 50 |  | ns |
| $\mathrm{t}_{\mathrm{d} 7}$ | Delay time, BUSY falling edge to $\overline{C S}$ rising edge | 50 |  | ns |
| $\mathrm{t}_{\text {su5 }}$ | BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16. | 50 |  | ns |
| $\mathrm{t}_{\text {su(ABORT) }}$ | Setup time from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when CS $=0$ and CONVST are used to abort) or to the next falling edge of $\overline{\mathrm{CS}}$ (when $\overline{\mathrm{CS}}$ is used to abort). | 60 | 550 | ns |

(1) All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of +VBD$)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
(2) See timing diagrams.
(3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.

### 6.7 Timing Requirements, 3 V

All specifications typical at $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=5 \mathrm{~V}+\mathrm{VBD}=3 \mathrm{~V}{ }^{\text {(1) }}{ }^{(2)}{ }^{(3)}$

|  | PARAMETER | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ (CONV) | Conversion time |  | 650 | ns |
| $\mathrm{t}_{(A C Q)}$ | Acquisition time | 320 |  | ns |
| $\mathrm{t}_{\text {(HOLD }}$ | Sample capacitor hold time |  | 25 | ns |
| $\mathrm{t}_{\mathrm{pd} 1}$ | CONVST low to BUSY high |  | 40 | ns |
| $\mathrm{t}_{\text {pd2 }}$ | Propagation delay time, end of conversion to BUSY low |  | 25 | ns |
| $\mathrm{t}_{\text {pd3 }}$ | Propagation delay time, start of convert state to rising edge of BUSY |  | 25 | ns |
| $\mathrm{t}_{\mathrm{w} 1}$ | Pulse duration, CONVST low | 40 |  | ns |
| $\mathrm{t}_{\text {su1 }}$ | Setup time, $\overline{\mathrm{CS}}$ low to $\overline{\text { CONVST }}$ low | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w} 2}$ | Pulse duration, CONVST high | 20 |  | ns |
|  | $\overline{\text { CONVST }}$ falling edge jitter |  | 10 | ps |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, BUSY signal low | $\mathrm{t}_{(A C Q)}$ min |  | ns |
| $\mathrm{t}_{\mathrm{w} 4}$ | Pulse duration, BUSY signal high |  | 650 | ns |
| $t_{\text {h }}$ | Hold time, first data bus transition ( $\overline{\mathrm{RD}}$ low, or $\overline{\mathrm{CS}}$ low for read cycle, or BYTE or BUS18/16 input changes) after CONVST low | 40 |  | ns |
| $\mathrm{t}_{\mathrm{d} 1}$ | Delay time, $\overline{\mathrm{CS}}$ low to $\overline{\mathrm{RD}}$ low | 0 |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RD}}$ high to $\overline{\mathrm{CS}}$ high | 0 |  | ns |
| $\mathrm{t}_{\mathrm{w} 5}$ | Pulse duration, $\overline{\mathrm{RD}}$ low | 50 |  | ns |
| $\mathrm{t}_{\text {en }}$ | Enable time, $\overline{\mathrm{RD}}$ low (or $\overline{\mathrm{CS}}$ low for read cycle) to data valid |  | 30 | ns |
| $\mathrm{t}_{\mathrm{d} 2}$ | Delay time, data hold from $\overline{\mathrm{RD}}$ high | 5 |  | ns |
| $\mathrm{t}_{\mathrm{d} 3}$ | Delay time, BUS18/76 or BYTE rising edge or falling edge to data valid | 10 | 30 | ns |
| $\mathrm{t}_{\mathrm{w} 6}$ | Pulse duration, $\overline{\mathrm{RD}}$ high | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w} 7}$ | Pulse duration, $\overline{\mathrm{CS}}$ high | 20 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ | Hold time, last $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle) rising edge to $\overline{\text { CONVST }}$ falling edge | 50 |  | ns |
| $\mathrm{t}_{\mathrm{pd} 4}$ | Propagation delay time, BUSY falling edge to next $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle) falling edge | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} 4}$ | Delay time, BYTE edge to BUS18/76 edge skew | 0 |  | ns |
| $\mathrm{t}_{\text {su3 }}$ | Setup time, BYTE or BUS18/16 transition to $\overline{\mathrm{RD}}$ falling edge | 10 |  | ns |
| $\mathrm{th}_{3}$ | Hold time, BYTE or BUS18/16 transition to $\overline{\mathrm{RD}}$ falling edge | 10 |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{RD}}$ high ( $\overline{\mathrm{CS}}$ high for read cycle) to 3-stated data bus |  | 30 | ns |
| $\mathrm{t}_{\mathrm{d} 5}$ | Delay time, BUSY low to MSB data valid delay |  | 0 | ns |
| $t_{d 6}$ | Delay time, $\overline{C S}$ rising edge to BUSY falling edge | 50 |  | ns |
| $\mathrm{t}_{\mathrm{d} 7}$ | Delay time, BUSY falling edge to $\overline{\mathrm{CS}}$ rising edge | 50 |  | ns |
| $\mathrm{t}_{\text {su5 }}$ | BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16. | 50 |  | ns |
| $\mathrm{t}_{\text {su(ABORT) }}$ | Setup time from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when CS $=0$ and CONVST are used to abort) or to the next falling edge of $\overline{\mathrm{CS}}$ (when $\overline{\mathrm{CS}}$ is used to abort). | 70 | 550 | ns |

(1) All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of +VBD$)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
(2) See timing diagrams.
(3) All timing are measured with 20-pF equivalent loads on all data bits and BUSY pins.

### 6.8 Multiplexer Timing Requirements

## $\mathrm{VCC}=4.75 \mathrm{~V}$ to 7.5 V , $\mathrm{VEE}=-3 \mathrm{~V}$ to -7.5 V

|  |  | MIN | TYP |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {su6 }}$ | Setup time C1, C2 or C3 to MXCLK rising edge | MAX | UNIT |
| $\mathrm{t}_{\mathrm{d} 8}$ | Multiplexer and driver settle time ( from MXCLK rising edge to CONVST falling edge) | 600 | ns |

### 6.9 Timing Diagrams

The ADS8284 is analog system-on-chip (SoC) device. The device includes a multiplexer, a differential input/differential output ADC driver and differential input high-performance ADC, an additional internal reference, a buffered reference output, and a REF/2 output.

Figure 1 shows the basic operation of the device (including all elements). Subsequent sections describe the detailed timings of the individual blocks of the device (primarily the multiplexer and ADC).


Figure 1. Device Operation
As shown in the diagram, the device can be controlled with only one ( $\overline{\text { CONVST }}$ ) digital input. On the falling edge of CONVST, the BUSY output of the device goes high. A high level on BUSY indicates the device has sampled the signal and it is converting the sample into its digital equivalent. After the conversion is complete, the BUSY output falls to a logic low level and the device output data corresponding to the recently converted sample is available for reading.

It is recommended (not mandatory) to short the BUSY output of the device to the MXCLK input. The device selects a new channel at every rising edge of MXCLK. The multiplexer is differential. The multiplexer and ADC driver are designed to settle to the 18 -bit level before sampling; even at the maximum conversion speed.
ADC control and timing: The timing diagrams in this section describe ADC operation; multiplexer operation is described in a later section.

## Timing Diagrams (continued)



[^1]Figure 2. Timing for Conversion and Acquisition Cycles with $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ Toggling

## Timing Diagrams (continued)



Figure 3. Timing for Conversion and Acquisition Cycles with $\overline{\mathbf{C S}}$ Toggling, $\overline{\mathrm{RD}}$ Tied to BDGND

## Timing Diagrams (continued)


†Signal internal to device
Figure 4. Timing for Conversion and Acquisition Cycles With $\overline{\mathrm{CS}}$ Tied to BDGND, $\overline{\mathrm{RD}}$ Toggling

Timing Diagrams (continued)

$\dagger$ Signal internal to device
Figure 5. Timing for Conversion and Acquisition Cycles With $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ Tied to BDGND - Auto Read

## Timing Diagrams (continued)



Figure 6. Detailed Timing for Read Cycles
Multiplexer: The multiplexer has two modes of sequencing namely auto sequencing and manual sequencing. Multiplexer mode selection and operation is controlled with the AUTO, C1, C2, C3, and MXCLK pin.

Auto sequencing: A logic one level on the AUTO pin selects auto sequencing mode. It is possible to select the number of channels to be scanned (always starting from channel zero) in auto sequencing mode. Pins C1 and C 2 select the channel count (last channel in the auto sequence).
On every rising edge of MXCLK while C3 is at the logic zero level, the next higher channel (in ascending order) is selected. Channel selection rolls over to channel zero on the rising edge of MXCLK after channel selection reaches the channel count (last channel in the auto sequence selected by pins C1and C2).
Any time during the sequence the channel sequence can be reset to channel zero. A rising edge on MXCLK while C3 is at the logic one level resets channel selection to channel zero.

Table 1. Channel Selection in Auto Mode

| CHANNEL COUNT PINS |  |  | CLOCK PIN |  | LAST CHANNEL IN SEQUENCE |
| :---: | :---: | :---: | :---: | :---: | :---: |



Figure 7. Multiplexer Auto Mode Timing Diagram
Manual sequencing: A logic zero level on the AUTO pin selects manual sequencing mode. Pins C1and C2 set the channel address. On the rising edge of MXCLK, the addressed channel is connected to the ADC driver input.

Table 2. Channel Selection in Manual Mode

| MODE | CHANNEL ADDRESS PINS |  |  | CLOCK PIN | CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AUTO | C3 | C2 | C1 |  |  |
| 0 | X | 0 | 0 | $\uparrow$ | 0 |
| 0 | X | 0 | 1 | $\uparrow$ | 1 |
| 0 | X | 1 | 0 | $\uparrow$ | 2 |
| 0 | X | 1 | 1 | $\uparrow$ | 3 |



AUTO $=0$, device operation in manual mode
Figure 8. Multiplexer Manual Mode Timing Diagram

### 6.10 Typical Characteristics



Figure 9. DC Histogram (CHO without mux switching)


Figure 11. Internal Reference Voltage vs
Free-air Temperature


Figure 13. Analog Voltage (+VA) Supply Current (IA) vs Free-air Temperature


Figure 10. DC Histogram (CH0 with mux switching, CH 0-1-0)


Figure 12. Internal Reference Voltage vs SI Voltage


Figure 14. Supply Current (IA) vs Analog Voltage (+VA)

## Typical Characteristics (continued)



Figure 15. Analog Supply Current vs Sample Rate


Figure 17. OPA Positive Supply Current (lcc) vs OPA Positive Supply Voltage (+VCC)


Figure 19. OPA Negative Supply Current (IEE) vs OPA Negative Supply Voltage (-VEE)


Figure 16. OPA Positive Supply Current (Icc) vs Free-air Temperature


Figure 18. OPA -VE Supply Current (IEE) vs Free-air Temperature


Figure 20. Differential Nonlinearity vs Free-air Temperature

## Typical Characteristics (continued)



Figure 21. Differential Nonlinearity vs Analog Supply Voltage (+VA)


Figure 23. Differential Nonlinearity vs OPA Supply Voltage (VCC)


Figure 25. Integral Nonlinearity vs Free-air Temperature


Figure 22. Differential Nonlinearity vs Reference Voltage


Figure 24. Differential Nonlinearity vs Multiplexer Channels


Figure 26. Integral Nonlinearity vs Analog Supply Voltage (+VA)

## Typical Characteristics (continued)



Figure 27. Integral Nonlinearity vs Reference Voltage

Figure 29. Integral Nonlinearity vs Multiplexer Channels


Figure 31. Full Chip Offset Error vs OPA Supply Voltage (VCC)


Figure 28. Integral Nonlinearity vs OPA Supply Voltage (+VCC)


Figure 30. Full Chip Offset Error vs Free-air Temperature


Figure 32. Full Chip Offset Error vs Analog Supply Voltage (+VA)

## Typical Characteristics (continued)



Figure 33. Full Chip Offset Error vs Reference Voltage


Figure 35. Full Chip Gain Error vs Free-air Temperature


Figure 37. Full Chip Gain Error vs Analog Supply Voltage (+VA)


Figure 34. Full Chip Offset Error vs Channel


Figure 36. Full Chip Gain Error vs OPA Supply Voltage (VCC)


Figure 38. Full Chip Gain Error vs Reference Voltage

## Typical Characteristics (continued)



Figure 39. Full Chip Gain Error vs Multiplexer Channels


Figure 41. Total Harmonic Distortion vs Free-air Temperature


Figure 43. Effective Number Of Bits vs Free-air Temperature


Figure 40. Signal-To-Noise Ratio vs Free-air Temperature


Figure 42. Spurious Free Dynamic Range vs Free-air Temperature


Figure 44. Signal-To-Noise Ratio vs Analog Supply Voltage (+VA)

## Typical Characteristics (continued)



Figure 45. Total Harmonic Distortion vs Analog Supply Voltage (+VA)


Figure 47. Effective Number Of Bits vs Analog Supply Voltage (+VA)


Figure 49. Total Harmonic Distortion vs Reference Voltage


Figure 46. Spurious Free Dynamic Range vs Analog Supply Voltage (+VA)


Figure 48. Signal-To-Noise Ratio vs Reference Voltage


Figure 50. Spurious Free Dynamic Range vs Reference Voltage

## Typical Characteristics (continued)



Figure 51. Effective Number Of Bits vs Reference Voltage


Figure 52. Signal-To-Noise Ratio vs OPA Supply Voltage (VCC)


Figure 54. Spurious Free Dynamic Range vs OPA Supply Voltage (VCC)


Figure 56. Signal-To-Noise Ratio vs Source Resistance (RIN)

## Typical Characteristics (continued)



Figure 57. Total Harmonic Distortion vs Source Resistance (RIN)


Figure 59. Effective Number OF Bits vs Source Resistance (RIN)


Figure 61. Total Harmonic Distortion vs Multiplexer Channels


Figure 58. Spurious Free Dynamic Range vs Source Resistance (RIN)


Figure 60. Signal-To-Noise Ratio vs Multiplexer Channels


Figure 62. Spurious Free Dynamic Range vs Multiplexer Channels

## Typical Characteristics (continued)



## Typical Characteristics (continued)



Test conditions: $\mathrm{F}_{\mathrm{i}}=19 \mathrm{kHz}, \mathrm{F}_{\mathrm{S}}=1 \mathrm{MSPS}, \mathrm{V}_{\text {ref }}=4.096 \mathrm{~V}, \mathrm{SNR}=97.8 \mathrm{~dB}, \mathrm{THD}=113 \mathrm{~dB}, \mathrm{SFDR}=115 \mathrm{~dB}$ Figure 68. TYPICAL FFT

## 7 Device Description

### 7.1 Overview

The ADS8284 features a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 73 for the application circuit for the ADS8284.
The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a 1 MHz throughput.
The analog input voltage to ADC is provided to two input pins AINP and AINM. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Analog Input

The device features an analog multiplexer, a differential, high input impedance, unity gain ADC driver, and a high performance ADC. Typically alot of care is required for driving circuit component selection and board layout for high resolution ADC driving. However an on-board ADC driver simplifies the job for the user. All that is required is to decouple AINP and AINM with a $1-\mathrm{nF}$ decoupling capacitor across these two pins as close to the device as possible. The multiplexer inputs tolerate source impedance of up to $50 \Omega$ for specified device performance at an operating speed of 1 -MSPS. This relaxes constraints on the signal conditioning circuit. In the case of true bipolar input signals, it is possible to condition them with a resister divider as shown in Figure 72. The device permits use of $1.2-\mathrm{k} \Omega$ resistors for the divider with effective source impedance of $600 \Omega$ for signal bandwidth less than 10 kHz . A suitable capacitor value used to limit signal bandwidth limits noise coming from the resistor divider network. Care must be taken concerning absolute analog voltage at the multiplexer input pins. This voltage should not exceed VCC and VEE. The clamp at the driver OPA limits the voltage applied to the ADC input.

### 7.3.2 Reference

The ADS8284 can operate with an external reference with a range from 3.0 V to 4.2 V . The reference voltage on the input pin 10 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5040 can be used to drive this pin. A $0.1-\mu \mathrm{F}$ decoupling capacitor is required between REFIN and REFM pins (pin 10 and pin 9) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the pins of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- $\Omega$ series resistor and a $0.1-\mu \mathrm{F}$ capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.


Figure 69. ADS8284 Using External Reference
The ADS8284 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input is as shown in Figure 70.


Figure 70. Simplified Reference Input Circuit

## Feature Description (continued)

The REFM input of the ADS8284 should always be shorted to AGND. A 4.096-V internal reference is included. When the internal reference is used, pin 11 (REFOUT) is connected to pin 10 (REFIN) with an $0.1-\mu \mathrm{F}$ decoupling capacitor and $1-\mu \mathrm{F}$ storage capacitor between pin 11 (REFOUT) and pin 9 (REFM) (see Figure 74). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion (see Figure 70). pin 11 (REFOUT) can be left unconnected (floating) if external reference is used.

### 7.4 Device Functional Modes

### 7.4.1 Reading Data

The ADS8284 outputs full parallel data in straight binary format as shown in Table 3. The parallel output is active when $\overline{C S}$ and $\overline{R D}$ are both low. There is a minimal quiet zone requirement around the falling edge of $\overline{C O N V S T}$. This is 50 ns prior to the falling edge of CONVST and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of $\overline{C S}$ and RD sets the parallel output to 3 -state. BYTE and BUS18/16 are used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. BUS18/16 is used whenever the last two bits on the 18-bit bus is output on either bytes of the higher 16 -bit bus. Refer to Table 3 for ideal output codes.

Table 3. Ideal Input Voltages and Output Codes

| DESCRIPTION | DIGITAL OUTPUT STRAIGHT BINARY |  |  |
| :---: | :---: | :---: | :---: |
|  |  | BINARY CODY | HEX CODE |
| Full scale range | $2 \times\left(+\mathrm{V}_{\text {ref }}\right)$ |  |  |
| Least significant bit $(\mathrm{LSB})$ | $2 \times\left(+\mathrm{V}_{\text {ref }}\right) / 262144$ |  | 1 FFFF |
| + Full scale | $\left(+\mathrm{V}_{\text {ref }}\right)-1 \mathrm{LSB}$ | 011111111111111111 | 00000 |
| Midscale | 0 V | 000000000000000000 | $3 F F F F$ |
| Midscale -1 LSB | $0 \mathrm{~V}-1 \mathrm{LSB}$ | 111111111111111111 | 2000 |
| Zero | $-\mathrm{V}_{\text {ref }}$ | 100000000000000000 |  |

The output data is a full 18 -bit word (D17-D0) on DB17-DB0 pins (MSB-LSB) if both BUS18/ $\overline{16}$ and BYTE are low.

The result may also be read on an 16-bit bus by using only pins DB17-DB2. In this case two reads are necessary: the first as before, leaving both BUS18/16 and BYTE low and reading the 16 most significant bits (D17-D2) on pins DB17-DB2, then bringing BUS18/16 high while holding BYTE low. When BUS18/16 is high, the lower two bits (D1-D0) appear on pins DB3-DB2.

The result may also be read on an 8 -bit bus for convenience. This is done by using only pins DB17-DB10. In this case three reads are necessary: the first as before, leaving both BUS18/16 and BYTE low and reading the 8 most significant bits on pins DB17-DB10, then bringing BYTE high while holding BUS18/16 low. When BYTE is high, the medium bits (D9-D2) appear on pins DB17-DB10. The last read is done by bringing BUS18/16 high while holding BYTE high. When BUS18/16 is high, the lower two bits (D1-D0) appear on pins DB11-DB10. The last read cycle is not necessary if only the first 16 most significant bits are of interest.
All of these multiword read operations can be performed with multiple active $\overline{\mathrm{RD}}$ (toggling) or with $\overline{\mathrm{RD}}$ held low for simplicity. This is referred to as the AUTO READ operation.

Table 4. Conversion Data Read Out

| BYTE |  | DATA READ OUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BUS18/16 | TERMINAS <br> DB17-DB12 | TERMINAS <br> DB11-DB10 | TERMINAS <br> DB9-DB4 | TERMINAS <br> DB3-DB2 | TERMINAS <br> DB1-DB0 |
| High | High | All One's | D1-D0 | All One's | All One's | All One's |
| Low | High | All One's | All One's | All One's | D1-D0 | All One's |
| High | Low | D9-D4 | D3-D2 | All One's | All One's | All One's |
| Low | Low | D17-D12 | D11-D10 | D9-D4 | D3-D2 | D1-D0 |

## 8 Application and Implementation

### 8.1 Application Information

As discussed before, the ADS8284 is 18 -bit analog SoC that includes various blocks like a multiplexer, ADC driver, internal reference, internal reference buffer, buffered reference output, and Ref/2 output on-board. The following diagram shows the recommended analog and digital interfacing of the ADS8284.

### 8.2 Typical Applications



Figure 71. Analog and Digital Interface Diagram

## Typical Applications (continued)

As shown in Figure 71, the ADS8284 accepts unipolar differential analog inputs in the range of $\pm \mathrm{V}_{\text {ref }}$ with a common-mode voltage of $\mathrm{V}_{\text {ref }} / 2$ ( 0 to $\mathrm{V}_{\text {ref }}$ at positive input and $\mathrm{V}_{\text {ref }}$ to 0 at negative input). An application may require the interfacing of true bipolar input signals. Figure 72 shows the conversion of bipolar input signals to unipolar differential signals.

From BUF-REF o/p of ADC
(Use external buffer if current drawn by resistor network exceeds current output
specification of reference buffer)


Note: Value of R depends on signal BW Use $\mathrm{R}=1.2 \mathrm{k} \Omega$ for signal $\mathrm{BW}<=10 \mathrm{kHz}$.
Choose $C$ as per signal BW, 3 dB BW (filt) $=\mathrm{RC} / 2$

Figure 72. Conversion of Bipolar Input Signals to Unipolar Differential Signals

## Typical Applications (continued)

Figure 73 shows a parallel interface between the ADS8284 and a typical microcontroller using an 8-bit data bus.


Figure 73. ADS8284 Application Circuitry
The BUSY signal is used as a falling edge interrupt to the microcontroller.


Figure 74. ADS8284 Using Internal Reference

## 9 Power Supply Recommendations

Table 5. Power Recommendations

| Voltage Supply | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: |
| VBD | 2.7 V | 3.3 V | 5.25 V |
| VA | 4.75 V | 5 V | 5.25 V |
| VCC | 4.75 V | 5 V | 7.5 V |
| VEE | -7.5 V | -5 V | -3 V |

## 10 Device and Documentation Support

### 10.1 Trademarks

All trademarks are the property of their respective owners.

### 10.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 10.3 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8284IBRGCR | NRND | VQFN | RGC | 64 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \hline \text { ADS8284 } \\ & B \end{aligned}$ |  |
| ADS8284IBRGCT | NRND | VQFN | RGC | 64 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { ADS8284 } \\ & \text { B } \end{aligned}$ |  |
| ADS8284IRGCR | NRND | VQFN | RGC | 64 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS8284 |  |
| ADS8284IRGCT | NRND | VQFN | RGC | 64 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS8284 |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by Tl to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8284IBRGCR | VQFN | RGC | 64 | 2000 | 330.0 | 16.4 | 9.3 | 9.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADS8284IBRGCT | VQFN | RGC | 64 | 250 | 180.0 | 16.4 | 9.3 | 9.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADS8284IRGCR | VQFN | RGC | 64 | 2000 | 330.0 | 16.4 | 9.3 | 9.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADS8284IRGCT | VQFN | RGC | 64 | 250 | 180.0 | 16.4 | 9.3 | 9.3 | 1.5 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8284IBRGCR | VQFN | RGC | 64 | 2000 | 336.6 | 336.6 | 28.6 |
| ADS8284IBRGCT | VQFN | RGC | 64 | 250 | 213.0 | 191.0 | 55.0 |
| ADS8284IRGCR | VQFN | RGC | 64 | 2000 | 336.6 | 336.6 | 28.6 |
| ADS8284IRGCT | VQFN | RGC | 64 | 250 | 213.0 | 191.0 | 55.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

题 TEXAS
INSTRUMENTS
www.ti.com
RGC (S-PVQFN-N64) PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION
This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of Tl components or services with statements different from or beyond the parameters stated by Tl for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

[^1]:    $\dagger$ Signal internal to device

