

Sample &

Buy





SLCS136T - AUGUST 1999 - REVISED JANUARY 2015

LMV331 Single, LMV393 Dual, LMV339 Quad General-purpose Low-voltage Comparators

Technical

Documents

Features 1

- 2.7-V and 5-V Performance
- Low Supply Current
 - LMV331 130 µA Typ
 - LMV393 210 µA Typ
 - LMV339 410 µA Typ
- Input Common-Mode Voltage Range Includes Ground
- Low Output Saturation Voltage 200 mV Typical
- **Open-Collector Output for Maximum Flexibility**

2 Applications

- Hysteresis Comparators .
- Oscillators

4

- Window Comparators
- Industrial Equipment
- Test and Measurement

Simplified Schematic

3 Description

Tools &

Software

The LMV393 and LMV339 devices are low-voltage (2.7 V to 5.5 V) versions of the dual and quad comparators, LM393 and LM339, which operate from 5 V to 30 V. The LMV331 is the single-comparator version.

Support &

Community

29

The LMV331, LMV339, and LMV393 are the most cost-effective solutions for applications where lowvoltage operation, low power, and space saving are the primary specifications in circuit design for portable consumer products. These devices offer specifications that meet or exceed the familiar LM339 and LM393 devices at a fraction of the supply current.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE (PIN) | BODY SIZE (NOM) | | | | | | | |
|-------------|---------------|-------------------|--|--|--|--|--|--|--|
| LMV339 | SOIC (14) | 8.65 mm x 3.90 mm | | | | | | | |
| LMV393 | SOIC (8) | 4.90 mm x 3.90 mm | | | | | | | |
| LMV331 | SC70 (5) | 2.00 mm x 1.25 mm | | | | | | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.






Table of Contents

| 1 | Feat | tures 1 |
|---|------|---|
| 2 | Арр | lications1 |
| 3 | Des | cription1 |
| 4 | Sim | plified Schematic1 |
| 5 | Rev | ision History 2 |
| 6 | Pin | Configuration and Functions 3 |
| 7 | Spe | cifications4 |
| | 7.1 | Absolute Maximum Ratings 4 |
| | 7.2 | ESD Ratings 4 |
| | 7.3 | Recommended Operating Conditions 4 |
| | 7.4 | Thermal Information 4 |
| | 7.5 | Electrical Characteristics, $V_{CC+} = 2.7 V$ |
| | 7.6 | Electrical Characteristics, $V_{CC+} = 5 V$ |
| | 7.7 | Switching Characteristics, $V_{CC+} = 2.7 V$ |
| | 7.8 | Switching Characteristics, $V_{CC+} = 5 V$ |
| | 7.9 | Typical Characteristics 7 |
| 8 | Deta | ailed Description9 |

| | 8.1 | Overview | 9 |
|----|------|-----------------------------------|----|
| | 8.2 | Functional Block Diagram | 9 |
| | 8.3 | Feature Description | 9 |
| | 8.4 | Device Functional Modes | 9 |
| 9 | Арр | lication and Implementation | 10 |
| | 9.1 | Application Information | 10 |
| | 9.2 | Typical Application | 10 |
| 10 | Pow | ver Supply Recommendations | 12 |
| 11 | Lay | out | 12 |
| | | Layout Guidelines | |
| | 11.2 | Layout Example | 12 |
| 12 | Dev | ice and Documentation Support | 13 |
| | 12.1 | Related Links | 13 |
| | 12.2 | Trademarks | 13 |
| | 12.3 | Electrostatic Discharge Caution | 13 |
| | 12.4 | Glossary | 13 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | Info | rmation | 13 |
| | | | |

5 Revision History

2

Submit Documentation Feedback

| CI | nanges from Revision S (October 2012) to Revision T | Page |
|----|--|------|
| • | Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | 1 |
| • | Deleted Ordering Information table. | 1 |
| C | nanges from Revision R (May 2012) to Revision S | Page |
| • | Updated operating temperature range. | 4 |
| CI | nanges from Revision N (April 2011) to Revision O | Page |
| • | Changed V _I in the Absolute Maximum Ratings from 5.5 V to V_{CC+} | 4 |
| CI | nanges from Revision M (November 2005) to Revision N | Page |
| • | Changed document format from Quicksilver to DocZone. | 1 |
| • | Added RUC package pin out drawing. | 3 |




www.ti.com




TEXAS INSTRUMENTS

www.ti.com

6 Pin Configuration and Functions





Pin Functions

| | | PIN | | | | | | |
|----------------------------------|---------------|-------------------------|--------------|---------------|------|-------------------------------------|--|--|
| | LMV331 | LMV393 | LM | V339 | ТҮРЕ | DESCRIPTION | | |
| NAME | DBV or DCK | or D, DDU, D or PW BLIC | | | | | | |
| 1IN-, 2IN-, 3IN-, 4IN- | 3 | 2, 6 | 4, 6, 8, 10 | 3, 5, 7, 9 | I | Comparator(s) negative input pin(s) | | |
| 1IN+ , 2IN+, 3IN+, 4IN+ | 1 | 3, 5 | 5, 7, 9, 11 | 4, 6, 8, 10 | I | Comparator(s) positive input pin(s) | | |
| GND | 2 | 4 | 12 | 11 | I | Ground | | |
| 10UT, 20UT, 30UT, 40UT | 4 | 1, 7 | 2, 1, 14, 13 | 1, 14, 13, 12 | 0 | Comparator(s) output pin(s) | | |
| V _{CC+} | 5 | 8 | 3 | 2 | I | Supply Pin | | |

SLCS136T-AUGUST 1999-REVISED JANUARY 2015

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|---|------------------|-----------|------|
| V _{CC} | Supply voltage ⁽²⁾ | | 5.5 | V | |
| V _{ID} | Differential input voltage ⁽³⁾ | | ±5.5 | V | |
| VI | Input voltage range (either input) | 0 | V _{CC+} | V | |
| | Duration of output short circuit (one amplifier) to ground $^{(4)}$ | At or below $T_A = 25^{\circ}C$, V _{CC} ≤ 5.5 V | L | Inlimited | |
| TJ | Operating virtual junction temperature | | 150 | °C | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|--|-------|------|
| | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$ | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

| | | MIN | MAX | UNIT |
|------------------|--|-----|------------------------|------|
| V _{CC} | Supply voltage (single-supply operation) | 2.7 | 5.5 | V |
| V _{OUT} | Output voltage | | V _{CC+} + 0.3 | V |
| T _A | Operating free-air temperature | -40 | 125 | °C |

7.4 Thermal Information

| | | | LMV339 | | | LMV393 | | | | LMV331 | |
|-----------------------|--|----|---------|------|----|--------|-----|-----|-----|--------|------|
| TH | IERMAL METRIC ⁽¹⁾ | D | PW | RUC | D | DDU | DGK | PW | DBV | DCK | UNIT |
| | | | 14 PINS | | | 8 P | INS | | 5 F | PINS | |
| $R_{	extsf{	heta}JA}$ | Junction-to-ambient thermal resistance | 86 | 113 | 216 | 97 | 210 | 172 | 149 | 206 | 252 | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | _ | _ | 51.3 | _ | _ | _ | _ | _ | _ | |
| $R_{	extsf{	heta}JB}$ | Junction-to-board thermal resistance | _ | _ | 59.0 | _ | _ | _ | _ | _ | _ | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | _ | _ | 1.2 | _ | _ | _ | _ | _ | _ | |
| Ψ _{JB} | Junction-to-board characterization parameter | _ | _ | 59.0 | _ | _ | _ | _ | _ | _ | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics, $V_{CC+} = 2.7 V$

 V_{CC+} = 2.7 V, GND = 0 V, at specified free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | T _A | MIN | TYP | MAX | UNIT |
|------------------|---|-------------------------------|-------------------|-----|-----------|-----|-------|
| V _{IO} | Input offset voltage | | 25°C | | 1.7 | 7 | mV |
| α _{VIO} | Average temperature coefficient of input offset voltage | | 40°C to 125°C | | 5 | | µV/°C |
| | | | 25°C | | 15 | 250 | |
| I _{IB} | Input bias current | | -40°C to 125°C | | | 400 | nA |
| | | | 25°C | | 5 | 50 | |
| I _{IO} | Input offset current | | –40°C to 125°C | | | 150 | nA |
| lo | Output current (sinking) | V _O ≤ 1.5 V | 25°C | 5 | 23 | | mA |
| | | | 25°C | | 0.003 | | |
| | Output Leakage Current | | -40°C to 125°C | | | 1 | μA |
| V _{ICR} | Common-mode input voltage range | | 25°C | | -0.1 to 2 | | V |
| V _{SAT} | Saturation voltage | l _O ≤ 1.5 mA | 25°C | | 200 | | mV |
| | | LMV331 | 25°C | | 40 | 100 | |
| I _{CC} | Supply current | LMV393 (both comparators) | 25°C | | 70 | 140 | μA |
| | | LMV339 (all four comparators) | 25°C | | 140 | 200 | |

SLCS136T - AUGUST 1999-REVISED JANUARY 2015

www.ti.com

7.6 Electrical Characteristics, $V_{CC+} = 5 V$

 V_{CC+} = 5 V, GND = 0 V, at specified free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | T _A | MIN | ТҮР | MAX | UNIT |
|------------------|---|-------------------------------|-------------------|-----|-------------|-----|-------|
| | | | 25°C | | 1.7 | 7 | |
| V _{IO} | Input offset voltage | | -40°C to 125°C | | | 9 | mV |
| α _{VIO} | Average temperature coefficient of input offset voltage | | 25°C | | 5 | | µV/°C |
| | | | 25°C | | 25 | 250 | |
| I _{IB} | Input bias current | | -40°C to 125°C | | | 400 | nA |
| | | | 25°C | | 2 | 50 | |
| I _{IO} | Input offset current | | –40°C to 125°C | | | 150 | nA |
| lo | Output current (sinking) | V _O ≤ 1.5 V | 25°C | 10 | 84 | | mA |
| | | | 25°C | | 0.003 | | |
| | Output Leakage Current | | -40°C to 125°C | | | 1 | μA |
| V _{ICR} | Common-mode input voltage range | | 25°C | | -0.1 to 4.2 | | V |
| A _{VD} | Large-signal differential voltage gain | | 25°C | 20 | 50 | | V/mV |
| | | | 25°C | | 200 | 400 | |
| V _{SAT} | Saturation voltage | I _O ≤ 4 mA | -40°C to 125°C | | | 700 | mV |
| | | | 25°C | | 60 | 120 | |
| | | LMV331 | –40°C to 125°C | | | 150 | |
| | | | 25°C | | 100 | 200 | |
| I _{CC} | Supply current | LMV393 (both comparators) | -40°C to 125°C | | | 250 | μA |
| | | | 25°C | | 170 | 300 | |
| | | LMV339 (all four comparators) | -40°C to 125°C | | | 350 | l |

7.7 Switching Characteristics, $V_{CC+} = 2.7 V$

 T_{A} = 25°C, V_{CC+} = 2.7 V, R_{L} = 5.1 kΩ, GND = 0 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|--|--|--------------------------|------|------|
| IDU | Propagation delay high to low level output | Input overdrive = 10 mV | 1000 | |
| | switching | Input overdrive = 100 mV | 350 | ns |
| Propagation delay low to high level output | | Input overdrive = 10 mV | 500 | |
| t _{PLH} | | Input overdrive = 100 mV | 400 | ns |

7.8 Switching Characteristics, $V_{CC+} = 5 V$

 $T_A = 25^{\circ}C$, $V_{CC+} = 5 \text{ V}$, $R_L = 5.1 \text{ k}\Omega$, GND = 0 V (unless otherwise noted)


| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|------------------|--|--------------------------|-----|------|
| | Propagation delay high to low level output | Input overdrive = 10 mV | 600 | 20 |
| ^t PHL | switching | Input overdrive = 100 mV | 200 | ns |
| | Propagation delay low to high level output | Input overdrive = 10 mV | 450 | 20 |
| t _{PLH} | switching | Input overdrive = 100 mV | 300 | ns |





7.9 Typical Characteristics

Unless otherwise specified, VS = +5V, single supply, TA = $25^{\circ}C$



LMV331, LMV393, LMV339


SLCS136T-AUGUST 1999-REVISED JANUARY 2015



www.ti.com

Typical Characteristics (continued)

Unless otherwise specified, VS = +5V, single supply, $TA = 25^{\circ}C$






8 Detailed Description

8.1 Overview

The LMV331, LMV393 and LMV339 family of comparators have the ability to operate up to 5 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's low lq and fast response.

The open-drain output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

8.2 Functional Block Diagram



8.3 Feature Description

The LMV331, LMV393 and LMV339 consists of a PNP input, whose Vbe creates a limit on the input common mode voltage capability, allowing LMV33x to accurately function from ground to V_{CC} -Vbe(~700mV) differential input. This enables much head room for modern day supplies of 3.3 V and 5.0 V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN will sink current when the positive input voltage is higher than the negative input voltage and the offset voltage. The V_{OL} is resistive and will scale with the output current. Please see Figure 3 for V_{OL} values with respect to the output current.

8.4 Device Functional Modes

8.4.1 Voltage Comparison

The LMV33x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputs a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

LMV331, LMV393, and LMV339 will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMV331, LMV393, and LMV33 optimal for level shifting to a higher or lower voltage.

9.2 Typical Application




Figure 9. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|---|---------------|
| Input Voltage Range | 0 V to 4.2 V |
| Supply Voltage | 2.7 V to 5V |
| Logic Supply Voltage (R _{PULLUP} Voltage) | 1 V to 5 V |
| Output Current (V _{LOGIC} /R _{PULLUP}) | 1 µA to 20 mA |
| Input Overdrive Voltage | 100 mV |
| Reference Voltage | 2.5 V |
| Load Capacitance (CL) | 15 pF |

9.2.2 Detailed Design Procedure

When using LMV331, LMV393, and LMV33 in a general comparator application, determine the following:

- Input Voltage Range
- Minimum Overdrive Voltage
- Output and Drive Current
- Response Time





9.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken in to account. If operating temperature is above or below 25°C the V_{ICR} can range from 0 V to V_{CC} - 0.7 V. This limits the input voltage range to as high as V_{CC} - 0.7 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a possible list of input voltage situation and their outcomes:

- 1. When both IN- and IN+ are both within the common mode range:
 - (a) If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - (b) If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

9.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). In order to make an accurate comparison; the Overdrive Voltage (V_{OD}) should be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 10 show positive and negative response times with respect to overdrive voltage.

9.2.2.3 Output and Drive Current

Output current is determined by the pull-up resistance (Rpullup) and Vlogic voltage, refer to Figure 9. The output current will produce a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use Figure 3 to determine V_{OL} based on the output current.

The output current can also effect the transient response. More will be explained in the next section.

9.2.2.4 Response Time


The transient response can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).


- The positive response time (τ_p) is approximately τ_P ~ R_{PULLUP} × C_L
- The negative response time (τ_N) is approximately $\tau_N \sim R_{CE} \times C_L$
- R_{CE} can be determine by taking the slope of Figure 3 in it's linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

9.2.3 Application Curves

The following curves were generated with 5 V on V_{CC} and V_{Logic}, $R_{PULLUP} = 5.1 \text{ k}\Omega$, and 50 pF scope probe.







10 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation cause temporary fluctuations in the comparator's input common mode range and create an inaccurate comparison.

11 Layout

11.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

11.2 Layout Example




Figure 11. LMV331 Layout Example



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER SAMPLE & BUY | | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|--------|-----------------------------|------------|------------------------|---------------------|---------------------|--|
| LMV331 | Click here | Click here | Click here | Click here | Click here | |
| LMV393 | Click here | Click here | Click here | Click here | Click here | |
| LMV339 | Click here | Click here | Click here | Click here | Click here | |

Table 2. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|------|----------------------------|----------------------------|--------------------|--------------|-------------------|---------|
| | (1) | 0.07.00 | | - | Qty | (2) | (6) | (3) | 40.4.405 | (4/5) | |
| LMV331IDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDBVRE4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDBVTE4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IC ~ R1II) | Samples |
| LMV331IDCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2I ~ R2K ~ R2R) | Samples |
| LMV331IDCKRE4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2I ~ R2K ~ R2R) | Samples |
| LMV331IDCKRG4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2I ~ R2K ~ R2R) | Samples |
| LMV331IDCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2C ~ R2I ~ R2R) | Samples |
| LMV331IDCKTE4 | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2C ~ R2I ~ R2R) | Samples |
| LMV331IDCKTG4 | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2C ~ R2I ~ R2R) | Samples |
| LMV339ID | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I | Samples |
| LMV339IDG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I | Samples |
| LMV339IDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV3391 | Samples |
| LMV339IPW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I | Samples |
| LMV339IPWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I | Samples |



PACKAGE OPTION ADDENDUM

15-Apr-2017

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samp |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------------|--------------------|--------------|-------------------------|------|
| LMV339IPWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I | Samp |
| LMV339IPWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I | Samp |
| LMV339IPWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I | Samp |
| LMV339IRUCR | ACTIVE | QFN | RUC | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | RT | Samp |
| LMV393ID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IDDUR | ACTIVE | VSSOP | DDU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | RABR | Samp |
| LMV393IDDURG4 | ACTIVE | VSSOP | DDU | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | RABR | Samp |
| LMV393IDE4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R9B ~ R9Q ~ R9R) | Samp |
| LMV393IDGKRG4 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R9B ~ R9Q ~ R9R) | Samp |
| LMV393IDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IDRE4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IPW | ACTIVE | TSSOP | PW | 8 | 150 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IPWG4 | ACTIVE | TSSOP | PW | 8 | 150 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samp |
| LMV393IPWR | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samj |
| LMV393IPWRE4 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samj |
| LMV393IPWRG4 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I | Samj |



15-Apr-2017

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV331, LMV393 :

• Automotive: LMV331-Q1, LMV393-Q1



15-Apr-2017

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| LMV331IDBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV331IDCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV331IDCKT | SC70 | DCK | 5 | 250 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV339IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| LMV339IPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LMV339IRUCR | QFN | RUC | 14 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 0.55 | 4.0 | 8.0 | Q2 |
| LMV393IDDUR | VSSOP | DDU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| LMV393IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IDR | SOIC | D | 8 | 2500 | 330.0 | 12.8 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IPWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Dec-2016



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| LMV331IDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| LMV331IDCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| LMV331IDCKT | SC70 | DCK | 5 | 250 | 205.0 | 200.0 | 33.0 |
| LMV339IDR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| LMV339IPWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| LMV339IRUCR | QFN | RUC | 14 | 3000 | 202.0 | 201.0 | 28.0 |
| LMV393IDDUR | VSSOP | DDU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 364.0 | 364.0 | 27.0 |
| LMV393IDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| LMV393IDR | SOIC | D | 8 | 2500 | 364.0 | 364.0 | 27.0 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| LMV393IPWR | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DDU (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



Α. All linear dimensions are in millimeters.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. C.
- D. Falls within JEDEC MO-187 variation CA.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA




- Β. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.D. This package complies to JEDEC MO-288 variation X2GFE.



RUC (S-PX2QFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



Α. All linear dimensions are in millimeters.

- Β. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated