

Sample &

Buv



SN74LVC1G123

SCES586D-JULY 2004-REVISED JUNE 2015

SN74LVC1G123 Single Retriggerable Monostable Multivibrator With Schmitt-Trigger Inputs

Technical

Documents

Features 1

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 8 ns at 3.3 V
- Supports Mixed-Mode Voltage Operation on All Ports
- Supports Down Translation to V_{CC}
- Schmitt-Trigger Circuitry on \overline{A} and B Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- **Overriding Clear Terminates Output Pulse**
- Glitch-Free Power-Up Reset on Outputs
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications 2

- **AV Receivers**
- **Blu-ray Players and Home Theaters**
- **DVD** Recorders and Players
- Desktop PCs or Notebook PCs
- Digital Radio and Internet Radio Players
- Digital Video Cameras (DVC)
- Embedded PCs
- **GPS:** Personal Navigation Devices
- Mobile Internet Devices
- Network Attached Storage (NAS)
- Personal Digital Assistant (PDA)
- Server PSU
- Solid-State Drive (SSD): Client and Enterprise
- Video Analytics Servers
- Wireless Headsets, Keyboards, and Mice

3 Description

Tools &

Software

The SN74LVC1G123 device is a single retriggerable monostable multivibrator designed for 1.65-V to 5.5-V V_{CC} operation.

Support &

Community

2.2

This monostable multivibrator features output pulseduration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the A input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low.


Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (8)	2.95 mm × 2.80 mm				
SN74LVC1G123	VSSOP (8)	2.30 mm × 2.00 mm				
	DSBGA (8)	1.91 mm × 0.91 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription1
4	Revi	ision History2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements 6
	6.7	Switching Characteristics, $C_L = 15 \text{ pF}, -40^{\circ}\text{C}$ to 85°C
	6.8	Switching Characteristics, $C_L = 50 \text{ pF}, -40^{\circ}\text{C}$ to 85°C
	6.9	Switching Characteristics, $C_L = 50 \text{ pF}, -40^{\circ}\text{C}$ to 125°C
	6.10	Operating Characteristics7
	6.11	Typical Characteristics 8
7	Para	ameter Measurement Information

8	Deta	iled Description	11
	8.1	Overview	11
	8.2	Functional Block Diagram	11
	8.3	Feature Description	11
	8.4	Device Functional Modes	12
9	App	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	ver Supply Recommendations	15
11	Layout		
	11.1	Layout Guidelines	15
	11.2	Layout Example	16
12	Dev	ice and Documentation Support	16
	12.1		
	12.2	Community Resources	16
	12.3	Trademarks	16
	12.4	Electrostatic Discharge Caution	16
	12.5	Glossary	16
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision	C (Oct	ober 2013)	to Revis	ion D

•	Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•		6

Changes from Revision B (January 2007) to Revision C

•	Updated document to new TI data sheet format	1
•	Updated Features	1
•	Updated operating temperature range.	4
•	Added Thermal Information table.	5




Page

Page




5 Pin Configuration and Functions



DCU Package 8-Pin VSSOP Top View A 8 1 2 7 В 🖂 □ R_{ext}/C_{ext} CLR 💷 C_{ext} 3 6 5 ΠQ GND 🗌 4

See mechanical drawings for dimensions.



Pin Functions

Р	IN	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
Ā	1	I	Falling edge sensitive input; requires B and CLR to be held high.
В	2	I	Rising edge sensitive input; requires \overline{A} to be held low and \overline{CLR} to be held high.
CLR	3	I	Clear, Active Low; also can operate as rising edge sensitive input if \overline{A} is held low and B is held high.
GND	4	—	Ground
Q	5	0	Output
C _{ext}	6		Connects only to the external capacitor
R _{ext} /C _{ext}	7		Connects to the external capacitor and resistor
V _{CC}	8		Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage applied to any output in the high-imped	lance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage applied to any output in the high or low	y state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	+1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltogo	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V		V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		v
		$V_{CC} = 4.5 V$ to 5.5 V	0.7 × V _{CC}		
	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V		V_{CC} = 2.3 V to 2.7 V		0.7	V
V _{IL}		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	v
		V_{CC} = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-8	
I _{OH}	High-level output current			-16	mA
		$V_{CC} = 3 V$		-24	
		$V_{CC} = 4.5 V$		-32	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
	Low-level output current	V _{CC} = 1.65 V		4	
I _{OL}		$V_{CC} = 2.3 V$		8	mA
		V _{CC} = 3 V V _{CC} = 4.5 V		16	
				24	
				32	
R _{ext} ⁽²⁾	External timing resistance	V _{CC} = 2 V	5		kΩ
		$V_{CC} \ge 3 V$	1		K12
T _A	Operating free-air temperature		-40	125	°C

(2) R_{ext}/C_{ext} is an I/O and must not be connected directly to GND or V_{CC}.

6.4 Thermal Information

			SN74LVC1G123			
THERMAL	DCT (SSOP)	DCU (VSSOP)	YZP (DSBGA)	UNIT		
		8 PINS	8 PINS	8 PINS		
R _{0JA} Junction-to-ambient ther	nal resistance	220	227	102	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEO			–40°C	: ТО 85°С		–40°C	TO 125°C	;	
	PARAMETER	IES	CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
		I _{OH} = −100 μA		1.65 V to 5.5 V	V _{CC} – 0.1			V _{CC} - 0.1			
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			1.2			
V _{OH}		$I_{OH} = -8 \text{ mA}$		2.3 V	1.9			1.9			V
		I _{OH} = -16 mA		3 V	2.4			2.4			
		I _{OH} = -24 mA		3 V	2.3			2.3			
		I _{OH} = -32 mA		4.5 V	3.8			3.8			
		I _{OL} = 100 μA		1.65 V to 5.5 V			0.1			0.1	
		I _{OL} = 4 mA		1.65 V			0.45			0.45	
V _{OL}		$I_{OL} = 8 \text{ mA}$		2.3 V			0.3			0.3	V
		I _{OL} = 16 mA		3 V			0.4			0.4	
		I _{OL} = 24 mA		3 V			0.55			0.55	
		I _{OL} = 32 mA		4.5 V			0.55			0.55	
	$R_{ext}/C_{ext}^{(2)}$	B = GND,	$\overline{A} = \overline{CLR} = V_{CC}$	1.65 V to			±0.25			±0.25	μA
I,	Ā, B, CLR	$V_1 = 5.5 \text{ V or GND}$		5.5 V			±1			±1	μΑ
I _{off}	Ā, B, Q, CLR	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10			±10	μA
I_{CC}	Quiescent	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V			20			20	μA
				1.65 V			165			165	
				2.3 V			220			220	
I_{CC}	Active state	$V_I = V_{CC}$ or GND,	$R_{ext}/C_{ext} = 0.5 V_{CC}$	3 V			280			280	μA
				4.5 V			650			650	
				5.5 V			975			975	
CI		$V_I = V_{CC}$ or GND		3.3 V		3					pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This test is performed with the terminal in the OFF-state condition.

TEXAS INSTRUMENTS

SN74LVC1G123

SCES586D-JULY 2004-REVISED JUNE 2015

www.ti.com

6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8)

						_	40°C T	O 125°C					
	PARAMETER	ł	TEST C	ONDITIONS	V _{CC} = ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = 5 V ± 0.5 V		UNIT
					MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	
4 INI	Dulas duration	CLR			8		4		3		2.5		
t _w IN	Pulse duration	A or B trigger		8		4		3		2.5		ns	
	I		R _{ext} = 1 kΩ	C _{ext} = 100 pF						5.5		4.5	ns
t _{rr} Pulse retrigger time			$R_{ext} = 1 R\Omega$	C _{ext} = 100 pF C _{ext} = 100 μF						1.4		1.1	μs
				$C_{ext} = 100 \text{ pF}$		75		45					ns
			$R_{ext} = 5 k\Omega$	C _{ext} = 100 µF		1.8		1.4					μs




Figure 1. Required Timing Circuit




Figure 2. Input/Output Timing Diagram



6.7 Switching Characteristics, $C_L = 15 \text{ pF}, -40^{\circ}\text{C}$ to 85°C

<u>over recommended operating free-air temperature range</u>, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 8)

						-40	С ТО 85	°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)		_c = 1.8 V 0.15 V		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5	5 V V	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Ā or B		7	18.5	52	4	17	3	11.5	2	7.6	
t _{pd}	CLR	Q	5	12.4	34	3	11.5	2	8	1.5	5.5	ns
	CLR trigger		7	17.4	54	4	15.5	3	10.5	2	7	

6.8 Switching Characteristics, $C_L = 50 \text{ pF}$, -40°C to 85°C

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 9)

							-40°	С ТО 85	5°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 2.5 V ± 0.2 V		3.3 V 3 V	V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B			6	18.6	57	3	18.5	2	12.5	1.5	8.2	
t _{pd}	CLR	Q		4	11.6	36.5	2	12.5	1.5	8.6	1.5	6	ns
	CLR trigger			5	17.3	59	2.5	17	2	11.5	1.5	7.5	
			$C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		225	600	190	220	170	200	150	180	ns
$t_w OUT^{(2)}$		Q	$\begin{array}{l} C_{ext} = 0.01 \ \mu\text{F}, \\ R_{ext} = 10 \ \text{k}\Omega \end{array}$		100	110	100	110	100	110	100	110	μs
			$\begin{array}{l} C_{ext} = 0.1 \ \mu \text{F}, \\ R_{ext} = 10 \ \text{k}\Omega \end{array}$		1	1.1	1	1.1	1	1.1	1	1.1	ms

(1) $T_A = 25^{\circ}C$

(2) $t_w =$ Duration of pulse at Q output

6.9 Switching Characteristics, $C_L = 50 \text{ pF}$, -40°C to 125°C

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 9)

							–40°C	; TO 12	5°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		V _{CC} = 1.8 V ± 0.15 V			2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B			6		58	3	19.5	2	13.2	1.5	8.7	
t _{pd}	CLR	Q		4		37	2	13.5	1.5	9.2	1.5	6.5	ns
	CLR trigger			5		60	2.5	18	2	12	1.5	8	
			$C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		225	600	190	220	170	200	150	180	ns
t _w OUT ⁽²⁾		Q	$\begin{array}{l} C_{ext} = 0.01 \ \mu\text{F}, \\ R_{ext} = 10 \ \text{k}\Omega \end{array}$		100	110	100	110	100	110	100	110	μs
			$C_{ext} = 0.1 \ \mu F,$ $R_{ext} = 10 \ k\Omega$		1	1.1	1	1.1	1	1.1	1	1.1	ms

(1) $T_A = 25^{\circ}C$

(2) $t_w =$ Duration of pulse at Q output

6.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CON		V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	V_{CC} = 3.3 V	$V_{CC} = 5 V$	UNIT
		TEST CONE		TYP	TYP	TYP	TYP	UNIT
0	Power dissipation	$\overline{A} = low, B = high,$	$R_{ext} = 1 \ k\Omega,$ No C_{ext}			35	37	~ [
Cp	^d capacitance	CLR = 10 MHz	$R_{ext} = 5 k\Omega,$ No C_{ext}	41	40			pF

SN74LVC1G123

SCES586D-JULY 2004-REVISED JUNE 2015


www.ti.com

ISTRUMENTS

EXAS

6.11 Typical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)






V

0 V

Parameter Measurement Information 7




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

VM

th

	IN	PUTS			_	-	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 Μ Ω	0.3 V
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.3 V


Timing Input



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

Vм

Output



LOW- AND HIGH-LEVEL ENABLING

t_{su}

NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.

Vм

V_{OL}

- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 8. Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 9. Load Circuit and Voltage Waveforms

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING



STRUMENTS

XAS



8 Detailed Description

The SN74LVC1G123 device is a single retriggerable monostable multivibrator designed for 1.65-V to 5.5-V V_{CC} operation.

This monostable multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the <u>B</u> input goes high. In the second method, the <u>B</u> input is high, and the \overline{A} input goes low. In the third method, the <u>A</u> input is low, the <u>B</u> input is high, and the clear (CLR) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . To obtain variable pulse durations, connect an <u>external</u> variable resistance between R_{ext}/C_{ext} and V_{CC} . The output pulse duration also can be reduced by taking CLR low.


Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or highlevel-active (B) input. Pulse duration can be reduced by taking CLR low. CLR can be used to override \overline{A} or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The SN74LVC1G123 device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

8.2 Functional Block Diagram



8.3 Feature Description

This part is available in the Texas Instruments NanoFree[™] package. It supports 5-V V_{CC} operation and accepts inputs up to 5.5 V. The max t_{pd} is 8 ns at 3.3 V. It supports mixed-mode voltage operation on all ports.

Down translation can be achieved to V_{CC} from up to 5.5 V.

Schmitt-trigger circuitry on \overline{A} and B inputs allows for slow input transition rates. The device can be edge triggered from active-high or active-low gated logic inputs. It can support up to 100% duty cycle from retriggering.

Clear can be used to terminate the output pulse early.

Glitch-free power-up reset is on all outputs.

l_{off} supports live insertion, partial-power-down mode, and back-drive protection.

Latch-up performance exceeds 100 mA per JESD 78, Class II.

SCES586D-JULY 2004-REVISED JUNE 2015

TEXAS INSTRUMENTS

www.ti.com

8.4 Device Functional Modes

Table 1 lists the functional modes for the SN74LVC1G123.

	INPUTS		OUTPUTS
CLR	Ā	В	Q
L	Х	Х	L
Х	Н	Х	L ⁽¹⁾
Х	Х	L	L ⁽¹⁾
Н	L	↑	Г
Н	Ļ	Н	Л
↑	L	Н	Л

Table 1. Function Table

(1) These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G123 can be used for many applications. The application shown here is a switch debounce circuit. Many switches produce multiple triggers when pressed, and the debounce circuit turns the many triggers into one. This circuit takes advantage of the retrigger capability of the SN74LVC1G123 in that the output pulse length only has to be longer than the longest individual bounce (typically less than 1 ms).

9.2 Typical Application




Figure 10. Typical Application of the SN74LVC1G123

9.2.1 Design Requirements

- 1. Recommended Input Conditions:
 - For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*.
 - Inputs and outputs are overvoltage tolerant, allowing them to go as high as 4.6 V at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - Load current should not exceed values listed in *Recommended Operating Conditions*.

9.2.2 Detailed Design Procedure

The values for V_{CC}, R_{PU}, R, and C must be selected for proper operation.

 V_{CC} is selected at 1.8 V. This value is usually driven by the logic voltage of the system, but is arbitrary in this case.

 R_{PU} is selected at 10 k Ω .

R and C are selected via the plots in *Application Curves* and are based on the time desired for the output pulse. In this case, the output pulse will be 1 ms. Since the supply voltage has been selected at 1.8 V, Figure 11 is used to determine the R and C values required. First convert the desired pulse width (t_w), 1 ms, to ns. This yields 10^6 ns. Next follow that line across to see which R and C values intersect it.

R is selected at 10 k Ω because that line intersects nicely with 10⁶ ns and 10⁵ pF, making the selection of C at 0.1 μ F easy.


Copyright © 2004–2015, Texas Instruments Incorporated

	•
PARAMETER	VALUE
V _{CC}	1.8 V
R _{PU}	10 kΩ
t _w	1 ms
R (R _{ext})	10 kΩ
C (C _{ext})	0.1 µF

 Table 2. Application Specific Values

In addition to the shown components, a 0.1- μ F decoupling capacitor from V_{CC} to ground should be placed as close as possible to the device.

9.2.3 Application Curves




14

www.ti.com



SN74LVC1G123 SCES586D – JULY 2004–REVISED JUNE 2015

www.ti.com



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pins. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 16 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

SN74LVC1G123

SCES586D – JULY 2004 – REVISED JUNE 2015

www.ti.com

ISTRUMENTS

11.2 Layout Example




Figure 16. Trace Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVC1G123DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
74LVC1G123DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
74LVC1G123DCTTE4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
74LVC1G123DCTTG4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
74LVC1G123DCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
74LVC1G123DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
74LVC1G123DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
SN74LVC1G123DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
SN74LVC1G123DCTT	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 Z	Samples
SN74LVC1G123DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C23Q ~ C23R)	Samples
SN74LVC1G123DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C23Q ~ C23R)	Samples
SN74LVC1G123YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(D87 ~ D8N)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

17-Aug-2015

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package die adhesive used between the die adhesive

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G123DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
74LVC1G123DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G123DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC1G123DCTT	SM8	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC1G123DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G123DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G123YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Apr-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC1G123DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
74LVC1G123DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G123DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC1G123DCTT	SM8	DCT	8	250	182.0	182.0	20.0
SN74LVC1G123DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC1G123DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G123YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

MECHANICAL DATA

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated