

Sample &

Buy



TLV333, TLV2333, TLV4333

SBOS751-DECEMBER 2015

# TLVx333 2-µV V<sub>OS</sub>, 0.02-µV/°C, 17-µA, CMOS Operational Amplifiers **Zero-Drift Series**

Technical

Documents

#### Features 1

- **Unmatched Price Performance**
- Low Offset Voltage: 2 µV
- Zero Drift: 0.02 µV/°C
- Low Noise: 1.1 µV<sub>PP</sub>, 0.1 Hz to 10 Hz
- Quiescent Current: 17 µA
- Supply Voltage: 1.8 V to 5.5 V
- Rail-to-Rail Input/Output
- Internal EMI Filtering
- microSize Packages: SOT23, SC70

#### Applications 2

- **Battery-Powered Instruments**
- **Temperature Measurements**
- Transducer Applications
- **Electronic Scales**
- Medical Instrumentation
- Handheld Test Equipment
- **Current Sense**

### **3** Description

Tools &

Software

The TLVx333 series of CMOS operational amplifiers offer precision performance at a very competitive price. These devices are members of the zero-drift family of amplifiers that uses a proprietary autocalibration technique to simultaneously provide low offset voltage (15 µV, max) and near-zero drift over time and temperature at only 28 µA (max) of quiescent current. The TLVx333 family features railto-rail input and output in addition to near-flat 1/f noise, making this amplifier ideal for many applications and much easier to design into a system. These devices are optimized for low-voltage operation as low as 1.8 V (±0.9 V) and up to 5.5 V (±2.75 V).

Support &


Community

The TLV333 (single version) is available in the SC70-5, SOT23-5, and SOIC-8 packages. The TLV2333 (dual version) is offered in VSSOP-8 and SOIC-8 packages. The TLV4333 is offered in the standard SOIC-14 and TSSOP-14 packages. All versions are specified for operation from -40°C to +125°C.

C	Device Information <sup>(1)</sup>				
IBER	PACKAGE	BODY SIZ			
	SOIC (8)	4.90 mm ×			

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
TLV333	SOT-23 (5)	2.90 mm × 1.60 mm
	SC70 (5)	2.00 mm × 1.25 mm
TLV2333	SOIC (8)	4.90 mm × 3.91 mm
1202333	VSSOP (8)	3.00 mm × 3.00 mm
TLV4333	SOIC (14)	8.65 mm × 3.91
1204000	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.







# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information: TLV333 7
	7.5	Thermal Information: TLV2333 7
	7.6	Thermal Information: TLV4333 7
	7.7	Electrical Characteristics: $V_S = 1.8 V$ to 5.5 V
	7.8	Typical Characteristics 9
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 12

	8.3	Feature Description	12
	8.4	Device Functional Modes	. 14
9	Appl	lication and Implementation	15
	9.1	System Examples	15
10	Pow	er Supply Recommendations	16
11	Layo	out	16
	11.1	Layout Guidelines	16
	11.2	Layout Example	. 17
12	Devi	ice and Documentation Support	18
	12.1	Device Support	18
	12.2	Documentation Support	. 18
	12.3	Related Links	18
	12.4	Community Resources	. 18
	12.5	Trademarks	18
	12.6	Electrostatic Discharge Caution	. 18
	12.7	Glossary	19
13		hanical, Packaging, and Orderable	
	Infor	mation	19

## 4 Revision History


DATE	REVISION	NOTES
December 2015	*	Initial release.




### 5 Device Comparison Table


	NO. OF	PACKAGE-LEADS					
DEVICE	CHANNELS	SOIC	SOT23	SC70	VSSOP	TSSOP	
TLV333	1	8	5	5	—	—	
TLV2333	2	8	—	—	8	—	
TLV4333	4	14	—	—	—	14	

## 6 Pin Configuration and Functions





D Package: TLV333 8-Pin SOIC Top View




(1) NC denotes no internal connection.

#### Pin Functions: TLV333

	P	IN				
		NO.			DESCRIPTION	
NAME	DBV (SOT23)	DCK (SC70)	D (SOIC)	I/O		
–IN	4	3	2	I	Inverting input	
+IN	3	1	3	I	Noninverting input	
NC	_	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	4	6	0	Output	
V–	2	2	4	_	— Negative (lowest) power supply	
V+	5	5	7	_	Positive (highest) power supply	







### Pin Functions: TLV2333

	PIN			
	NO.	NO. I/O DESCRIPTIO		
NAME	D (SOIC, VSSOP)			
–IN A	2	I	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	I	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V–	4	_	Negative (lowest) power supply	
V+	8	—	Positive (highest) power supply	







#### Pin Functions: TLV4333

	PIN				
NAME	N	NO.		DESCRIPTION	
NAME	D (SOIC)	PW (TSSOP)			
–IN A	2	2	I	Inverting input, channel A	
+IN A	3	3	I	Noninverting input, channel A	
–IN B	6	6	Ι	Inverting input, channel B	
+IN B	5	5	I	Noninverting input, channel B	
–IN C	9	9	I	Inverting input, channel C	
+IN C	10	10	Ι	Noninverting input, channel C	
–IN D	13	13	I	Inverting input, channel D	
+IN D	12	12	I	Noninverting input, channel D	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	8	0	Output, channel C	
OUT D	14	14	0	Output, channel D	
V–	11	11	_	Negative (lowest) power supply	
V+	4	4	_	Positive (highest) power supply	



### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	$V_{\rm S} = (V+) - (V-)$		7	V
Signal input pins <sup>(2)</sup>	Voltage	(V–) –0.3	(V+) + 0.3	V
	Current	-10	10	mA
Output short-circuit <sup>(3)</sup>		Cont	inuous	
	Operating	-40	150	
Temperature	Junction		150	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage	1.8	5.5	V
	Specified temperature range	-40	125	°C

6



### 7.4 Thermal Information: TLV333

	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT23)	DCK (SC70)	UNIT
		8 PINS	5 PINS	5 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	140.1	220.8	298.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	89.8	97.5	65.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	80.6	61.7	97.1	°C/W
ΨJT	Junction-to-top characterization parameter	28.7	7.6	0.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	80.1	61.1	95.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Thermal Information: TLV2333

		TLV		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	124.0	180.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	73.7	48.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.4	100.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.0	2.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	63.9	99.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.6 Thermal Information: TLV4333

		TLV			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS		
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	83.8	120.8	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	70.7	34.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.5	62.8	°C/W	
ΨJT	Junction-to-top characterization parameter	11.6	1.0	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	37.7	56.5	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

STRUMENTS

EXAS

## 7.7 Electrical Characteristics: $V_s = 1.8$ V to 5.5 V

at  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$  connected to mid-supply, and  $V_{CM} = V_{OUT}$  = mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	/OLTAGE		1			
V <sub>OS</sub>	Input offset voltage <sup>(1)</sup>	V <sub>S</sub> = 5 V		2	15	μV
dV <sub>OS</sub> /dT	V <sub>OS</sub> vs temperature	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.02		µV/°C
PSRR	V <sub>OS</sub> vs power supply	V <sub>S</sub> = 1.8 V to 5.5 V		1	8	μV/V
	Long-term stability <sup>(2)</sup>			1 <sup>(2)</sup>		μV
	Channel separation, dc			0.1		μV/V
INPUT BIA	AS CURRENT	1	-			-
I <sub>B</sub>	Input bias current			±70		pА
	Input bias current over temperature	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±150		pА
I <sub>OS</sub>	Input offset current			±140		pА
NOISE		1				-
e <sub>n</sub>	Input voltage noise density	f = 1 kHz		55		nV/√Hz
		f = 0.01 Hz to 1 Hz		0.3		
	Input voltage noise	f = 0.1 Hz to 10 Hz		1.1		μV <sub>PP</sub>
i <sub>n</sub>	Input current noise	f = 10 Hz		100		fA/√Hz
V <sub>CM</sub>	Common-mode voltage range		(V–) – 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V$	102	115	. ,	dB
INPUT CA	PACITANCE					
	Differential			2		
	Common-mode			4		pF
OPEN-LO	OP GAIN					
A <sub>OL</sub>	Open-loop voltage gain	(V–) + 0.1 V< V <sub>O</sub> < (V+) – 0.1 V	102	130		dB
	ICY RESPONSE					
GBW	Gain-bandwidth product	C <sub>L</sub> = 100 pF		350		kHz
SR	Slew rate	G = 1		0.16		V/µs
OUTPUT						•
	Voltage output swing from rail	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		30	70	mV
I <sub>SC</sub>	Short-circuit current			±5		mA
CL	Capacitive load drive		See Typica	al Characte	ristics	
Z <sub>O</sub>	Open-loop output impedance	f = 350 kHz, I <sub>O</sub> = 0 mA		2		kΩ
POWER S						
Vs	Specified voltage range		1.8		5.5	V
	Quiescent current per amplifier	$I_{O} = 0 \text{ mA}, T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		17	28	μA
-	Turn-on time	$V_{\rm S} = 5 V$		100		μs
TEMPERA			1			
	Specified range		-40		125	°C
	Operating range		-40		150	°C
	Storage range	1	-65		150	°C


Specified by design and characterization. Amplifiers are 100% production screened at 25°C to reduce defective units. 300-hour life test at 150°C demonstrated randomly distributed variation of approximately 1  $\mu$ V. (1)

(2)





### 7.8 Typical Characteristics

at  $T_A = 25^{\circ}$ C,  $C_L = 0$  pF,  $R_L = 10$  k $\Omega$  connected to mid-supply,  $V_{CM} = V_{OUT}$  = mid-supply (unless otherwise noted)




### **Typical Characteristics (continued)**







#### **Typical Characteristics (continued)**




### 8 Detailed Description

#### 8.1 Overview

The TLVx333 series of low-cost operational amplifiers are unity-gain stable and free from unexpected output phase reversal. These devices use a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature. The TLVx333 family also offers rail-to-rail input and output and near-flat 1/f noise. These features make this series of op amps ideal for many applications and much easier to design into a wide variety of systems.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The TLV333, TLV2333, and TLV4333 are unity-gain stable, precision operational amplifiers free from unexpected output phase reversal. The use of proprietary zero-drift circuitry gives the benefit of low input offset voltage over time and temperature, as well as lowering the 1/f noise component. As a result of the high PSRR, these devices work well in applications that run directly from battery power without regulation. The TLV333 family is optimized for low-voltage, single-supply operation. These miniature, high-precision, low quiescent current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the supplies and a rail-to-rail output that swings within 100 mV of the supplies under normal test conditions. The TLV333 series are precision amplifiers for cost-sensitive applications.

#### 8.3.1 Operating Voltage

The TLV333 series op amps can be used with single or dual supplies from an operating range of  $V_S = 1.8 V$  (±0.9 V) up to 5.5 V (±2.75 V). Supply voltages greater than 7 V can permanently damage the device; see the *Absolute Maximum Ratings* table. Key parameters that vary over the supply voltage or temperature range are listed in the *Typical Characteristics* section.




#### Feature Description (continued)

#### 8.3.2 Input Voltage

The TLV333, TLV2333, and TLV4333 input common-mode voltage range extends 0.1 V beyond the supply rails. The TLV333 is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Typically, input bias current is approximately 200 pA; however, input voltages that exceed the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor, as shown in Figure 18.



NOTE: A current-limiting resistor required if the input voltage exceeds the supply rails by  $\ge 0.3$  V.

Figure 18. Input Current Protection

#### 8.3.3 Internal Offset Correction

The TLV333, TLV2333, and TLV4333 op amps use an auto-calibration technique with a time-continuous, 125kHz op amp in the signal path. This amplifier is zero-corrected every 8  $\mu$ s using a proprietary technique. Upon power-up, the amplifier requires approximately 100  $\mu$ s to achieve specified V<sub>OS</sub> accuracy. This design has no aliasing or flicker noise.

#### 8.3.4 Achieving Output Swing to the Op Amp Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp can swing close to single-supply ground, but does not reach ground. The output of the TLV333, TLV2333, and TLV4333 can be made to swing to ground, or slightly below, on a single-supply power source. This swing to ground requires the use of another resistor and an additional, more negative, power supply than the op amp negative supply. Connect a pull-down resistor between the output and the additional negative supply to pull the output down below the value that the output can otherwise achieve, as shown in Figure 19.




Figure 19. For V<sub>OUT</sub> Range to Ground

TEXAS INSTRUMENTS

#### **Feature Description (continued)**

The TLV333, TLV2333, and TLV4333 have an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The TLV333, TLV2333, and TLV4333 are characterized to perform with this technique; the recommended resistor value is approximately 20 k $\Omega$ . Note that this configuration increases the current consumption by several hundreds of microamps. Accuracy is excellent down to 0 V and as low as –2 mV. Limiting and nonlinearity occur below –2 mV, but excellent accuracy returns when the output is again driven above –2 mV. Lowering the resistance of the pull-down resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 k $\Omega$  can be used to achieve excellent accuracy down to –10 mV.

#### 8.3.5 Input Differential Voltage

The typical input bias current of the TLV333 during normal operation is approximately 200 pA. In overdriven conditions, the bias current can increase significantly (see Figure 17). The most common cause of an overdriven condition occurs when the op amp is outside of the linear range of operation. When the output of the op amp is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with 10-k $\Omega$  electromagnetic interference (EMI) filter resistors to create the equivalent circuit shown in Figure 20. Notice that the input bias current remains within specification within the linear region.




Figure 20. Equivalent Input Circuit

#### 8.3.6 EMI Susceptibility and Input Filtering

Operational amplifiers vary in their susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The TLV333 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 8 MHz (–3 dB), with a roll-off of 20 dB per decade.

#### 8.4 Device Functional Modes

The TLV333 devices have a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V ( $\pm$ 0.9 V) and 5.5 V ( $\pm$ 2.75 V).



#### **TLV333, TLV2333, TLV4333** SBOS751 – DECEMBER 2015

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 System Examples

Figure 21 shows the basic configuration for a bridge amplifier.

A low-side current shunt monitor is shown in Figure 22.





Figure 21. Single Op Amp Bridge Amplifier



NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

#### Figure 22. Low-Side Current Monitor

 $R_N$  are operational resistors used to isolate the ADS1100 from the noise of the digital I<sup>2</sup>C bus. Because the ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5-V power supply is sufficiently stable, the REF3130 can be omitted.

Figure 23 shows the TLV333 in a typical thermistor circuit.




Figure 23. Thermistor Measurement

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback 15



### **10** Power Supply Recommendations

The TLV333 is specified for operation from 1.8 V to 5.5 V ( $\pm$ 0.9 V to  $\pm$ 2.75 V); many specifications apply from -40°C to +125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

### 11 Layout

#### 11.1 Layout Guidelines

#### 11.1.1 General Layout Guidelines


Attention to good layout practice is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-µF capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and to provide benefits such as reducing the electromagnetic interference (EMI) susceptibility.


For lowest offset voltage and precision performance, circuit layout and mechanical conditions must be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring they are equal on both input terminals. Other layout and design considerations include:


- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield op amp and input circuitry from air currents, such as cooling fans.


Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1  $\mu$ V/°C or higher, depending on materials used.











### **12 Device and Documentation Support**

#### 12.1 Device Support

#### 12.1.1 Development Support

For development support on this product, see the following:

- High-Side V-I Converter, 0 V to 2 V to 0 mA to 100 mA, 1% Full-Scale Error, TIPD102
- Low-Level V-to-I Converter Reference Design, 0-V to 5-V Input to 0-µA to 5-µA Output, TIPD107
- 18-Bit, 1-MSPS, Serial Interface, microPower, Truly-Differential Input, SAR ADC, ADS8881
- Very Low-Power, High-Speed, Rail-To-Rail Input/Output, Voltage Feedback Operational Amplifier, THS4281
- Data Acquisition Optimized for Lowest Distortion, Lowest Noise, 18-bit, 1-MSPS Reference Design, TIPD115
- Self-Calibrating, 16-Bit Analog-to-Digital Converter, ADS1100
- 20-ppm/Degrees C Max, 100-µA, SOT23-3 Series Voltage Reference, REF3130

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation, see the following:

- QFN/SON PCB Attachment, SLUA271
- Quad Flatpack No-Lead Logic Packages, SCBA017

#### 12.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TLV333	Click here	Click here	Click here	Click here	Click here	
TLV2333	Click here	Click here	Click here	Click here	Click here	
TLV4333	Click here	Click here	Click here	Click here	Click here	

#### Table 1. Related Links

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

18 Submit Documentation Feedback

www.ti.com



#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2333IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	12Z6	Samples
TLV2333IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	12Z6	Samples
TLV2333IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV233	Samples
TLV333IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12YD	Samples
TLV333IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12YD	Samples
TLV333IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12B	Samples
TLV333IDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12B	Samples
TLV333IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV333	Samples
TLV4333IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4333	Samples
TLV4333IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4333	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



15-Apr-2017

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated