

## TPS74901 3-A Low Dropout Linear Regulator With Programmable Soft-Start

### 1 Features

- $V_{OUT}$  Range: 0.8 V to 3.6 V
- Ultralow  $V_{IN}$  Range: 0.8 V to 5.5 V
- $V_{BIAS}$  Range: 2.7 V to 5.5 V
- Low Dropout: 120 mV (Typical) at 3 A
- Power-Good (PG) Output Allows Supply Monitoring or Provides a Sequencing Signal for Other Supplies
- 2% Accuracy Over Line, Load, and Temperature
- Adjustable Start-Up In-Rush Control
- $V_{BIAS}$  Permits Low  $V_{IN}$  Operation With Good Transient Response
- Stable with Any Output Capacitor  $\geq 2.2 \mu\text{F}$
- Packages:
  - Small, 3-mm  $\times$  3-mm  $\times$  1-mm VSON
  - 5-mm  $\times$  5-mm  $\times$  1-mm VQFN and DDPAK-7
- Active High Enable

### 2 Applications

- FPGA Applications
- DSP Core and I/O Voltages
- Servers
- Post-Regulation Applications
- Applications with Special Start-Up Time or Sequencing Requirements

### 3 Description

The TPS74901 low-dropout (LDO) linear regulator provides an easy-to-use, robust power management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current during start-up. The soft-start is monotonic and well-suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that meets the sequencing requirements of FPGAs, DSPs, and other applications with special start-up requirements.


A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor  $\geq 2.2 \mu\text{F}$ , and the device is fully specified from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ . The TPS74901 is offered in a small (3 mm  $\times$  3 mm) VSON package and a small (5-mm  $\times$  5-mm) VQFN package, yielding a highly compact total solution size. The device is also available in a DDPAK-7 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS74901	VQFN (20)	5.00 mm $\times$ 5.00 mm
	DDPAK/TO-263 (7)	8.89 mm $\times$ 10.10 mm
	VSON (10)	3.00 mm $\times$ 3.00 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit (Adjustable)



Copyright © 2016, Texas Instruments Incorporated

#### Turnon Response



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	14
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Application .....	18
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>19</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>20</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines .....	20
6.1 Absolute Maximum Ratings .....	4	10.2 Layout Example .....	20
6.2 ESD Ratings .....	4	10.3 Power Dissipation .....	20
6.3 Recommended Operating Conditions.....	4	10.4 Thermal Considerations.....	21
6.4 Thermal Information .....	5	<b>11 Device and Documentation Support</b> .....	<b>24</b>
6.5 Electrical Characteristics.....	6	11.1 Device Support.....	24
6.6 Typical Characteristics: I <sub>OUT</sub> = 50 mA .....	7	11.2 Documentation Support .....	24
6.7 Typical Characteristics: I <sub>OUT</sub> = 1 A .....	10	11.3 Community Resources.....	24
<b>7 Detailed Description</b> .....	<b>11</b>	11.4 Trademarks .....	24
7.1 Overview .....	11	11.5 Electrostatic Discharge Caution.....	24
7.2 Functional Block Diagram .....	11	11.6 Glossary .....	24
7.3 Feature Description.....	11	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>24</b>
7.4 Device Functional Modes.....	12		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Changes from Revision H (November 2015) to Revision I	Page
• Added DRC package to document .....	1
• Changed <i>Packages</i> Features bullet .....	1
• Added DRC package to <i>Description</i> section .....	1
• Added DRC (VSON) package to <i>Device Information</i> table .....	1
• Added DRC package to <i>Pin Configuration and Functions</i> section.....	3
• Added DRC package to <i>Thermal Information</i> table .....	5

Changes from Revision G (November 2010) to Revision H	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. ....	1
• Deleted nonimal values from V <sub>IN</sub> , V <sub>EN</sub> , and V <sub>BIAS</sub> rows .....	4
• Changed values in the <i>Thermal Information</i> table.....	5
• Changed values for VBIAS column on Normal mode, Dropout mode, and Disabled mode rows .....	13
• Changed V <sub>IN(min)</sub> to V <sub>IN(UVLO)</sub> under V <sub>IN</sub> column in Disabled mode row .....	13


Changes from Revision F (August, 2010) to Revision G	Page
• Corrected equation for and updated values for <a href="#">Table 2</a> .....	16

Changes from Revision E (January, 2010) to Revision F	Page
• Revised <i>Layout Recommendations and Power Dissipation</i> section .....	20
• Added <i>Estimating Junction Temperature</i> .....	21

## 5 Pin Configuration and Functions



**DRC Package  
10-Pin VSON with Thermal Pad  
Top View**



### Pin Functions

NAME	PIN			I/O	DESCRIPTION
	DDPAK/TO-263	VQFN	VSON		
BIAS	6	10	4	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	5	I	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	8	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
GND	4	12	6	—	Ground
IN	5	5, 6, 7, 8	1, 2	I	Unregulated input to the device.
NC	—	2, 3, 4, 13, 14, 17	—	—	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18, 19, 20	9, 10	O	Regulated output voltage. A small capacitor (total typical capacitance $\geq 2.2 \mu\text{F}$ , ceramic) is needed from this pin to ground to assure stability.
PG	—	9	3	O	Power-Good (PG) is an open-drain, active-high output that indicates the status of $V_{\text{OUT}}$ . When $V_{\text{OUT}}$ exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When $V_{\text{OUT}}$ is below this threshold the pin is driven to a low-impedance state. A pullup resistor from 10 k $\Omega$ to 1 M $\Omega$ must be connected from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SS	1	15	7	—	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 $\mu\text{s}$ .
Thermal Pad	—	—	—	—	Solder to the ground plane for increased thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

At  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted. All voltages are with respect to GND.<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{IN}$ , $V_{BIAS}$	Input voltage	-0.3	6	V
$V_{EN}$	Enable voltage	-0.3	6	V
$V_{PG}$	Power-good voltage	-0.3	6	V
$I_{PG}$	PG sink current	0	1.5	mA
$V_{SS}$	SS pin voltage	-0.3	6	V
$V_{FB}$	Feedback pin voltage	-0.3	6	V
$V_{OUT}$	Output voltage	-0.3	$V_{IN} + 0.3$	V
$I_{OUT}$	Maximum output current	Internally limited		
	Output short circuit duration	Indefinite		
$P_{DISS}$	Continuous total power dissipation	See <a href="#">Thermal Information</a>		
$T_J$	Operating junction temperature	-40	125	$^\circ\text{C}$
$T_{stg}$	Storage junction temperature	-55	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	$\pm 2000$
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	$\pm 500$

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input supply voltage	$V_{OUT} + V_{DO} (V_{IN})$		5.5	V
$V_{EN}$	Enable supply voltage	0		5.5	V
$V_{BIAS}^{(1)}$	BIAS supply voltage	$V_{OUT} + V_{DO} (V_{BIAS})^{(2)}$		5.5	V
$V_{OUT}$	Output voltage	0.8		3.3	V
$I_{OUT}$	Output current	0		3	A
$C_{OUT}$	Output capacitor	2.2			$\mu\text{F}$
$C_{IN}$	Input capacitor <sup>(3)</sup>	1			$\mu\text{F}$
$C_{BIAS}$	Bias capacitor	0.1	1		$\mu\text{F}$
$T_J$	Operating junction temperature	-40		125	$^\circ\text{C}$

- (1) BIAS supply is required when  $V_{IN}$  is below  $V_{OUT} + 1.62$  V.  
 (2)  $V_{BIAS}$  has a minimum voltage of 2.7 V or  $V_{OUT} + V_{DO} (V_{BIAS})$ , whichever is higher.  
 (3) If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for the supply is 4.7  $\mu\text{F}$ .

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS74901			UNIT
		RGW (VQFN)	KTW (TO-263)	DRC (VSON)	
		20 PINS	7 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	33.8	48.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.3	35.9	60.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.5	25	22.4	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.7	6	1.0	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	17.6	23.6	22.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.2	N/A	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

At  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $C_{BIAS} = 0.1\ \mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\ \mu\text{F}$ ,  $C_{NR} = 1\ \text{nF}$ ,  $I_{OUT} = 50\ \text{mA}$ , and  $V_{BIAS} = 5\ \text{V}$ , unless otherwise noted. Typical values are at  $T_J = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{IN}$	Input voltage		$V_{OUT} + V_{DO}$		5.5	V	
$V_{BIAS}$	Bias pin voltage		2.7		5.5	V	
$V_{REF}$	Internal reference (Adj.)	$T_J = 25^\circ\text{C}$	0.798	0.802	0.806	V	
$V_{OUT}$	Output voltage	$V_{IN} = 5\ \text{V}$ , $I_{OUT} = 3\ \text{V}$	$V_{REF}$		3.6	V	
	Accuracy (RGW package) <sup>(1)</sup>	$V_{OUT} + 2.2\ \text{V} \leq V_{BIAS} \leq 5.5\ \text{V}$ , $50\ \text{mA} \leq I_{OUT} \leq 3\ \text{A}$	-2%	$\pm 0.5\%$	2%		
	Accuracy (KTW package) <sup>(1)</sup>	$V_{OUT} + 2.4\ \text{V} \leq V_{BIAS} \leq 5.5\ \text{V}$ , $50\ \text{mA} \leq I_{OUT} \leq 3\ \text{A}$	-2%	$\pm 0.5\%$	2%		
$V_{OUT}/V_{IN}$	Line regulation	$V_{OUT}(\text{NOM}) + 0.3 \leq V_{IN} \leq 5.5\ \text{V}$		0.03		%/V	
$V_{OUT}/I_{OUT}$	Load regulation	$50\ \text{mA} \leq I_{OUT} \leq 3\ \text{A}$		0.09		%/A	
$V_{DO}$	$V_{IN}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 3\ \text{A}$ , $V_{BIAS} - V_{OUT}(\text{NOM}) \geq 3.25\ \text{V}^{(3)}$		120	280	mV	
	$V_{BIAS}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 3\ \text{A}$ , $V_{IN} = V_{BIAS}$		1.31	1.75	V	
$I_{CL}$	Current limit	$V_{OUT} = 80\% \times V_{OUT}(\text{NOM})$ , RGW Package	3.9	4.6	5.5	A	
		$V_{OUT} = 80\% \times V_{OUT}(\text{NOM})$ , KTW Package	3.8	4.6	5.5		
$I_{BIAS}$	Bias pin current			1	2	mA	
$I_{SHDN}$	Shutdown supply current ( $I_{GND}$ )	$V_{EN} \leq 0.4\ \text{V}$		1	50	$\mu\text{A}$	
$I_{FB}$	Feedback pin current		-1	0.150	1	$\mu\text{A}$	
PSRR	Power-supply rejection ( $V_{IN}$ to $V_{OUT}$ )	1 kHz, $I_{OUT} = 1.5\ \text{A}$ , $V_{IN} = 1.8\ \text{V}$ , $V_{OUT} = 1.5\ \text{V}$		60		dB	
		300 kHz, $I_{OUT} = 1.5\ \text{A}$ , $V_{IN} = 1.8\ \text{V}$ , $V_{OUT} = 1.5\ \text{V}$		30			
	Power-supply rejection ( $V_{BIAS}$ to $V_{OUT}$ )	1 kHz, $I_{OUT} = 1.5\ \text{A}$ , $V_{IN} = 1.8\ \text{V}$ , $V_{OUT} = 1.5\ \text{V}$			50		dB
		300 kHz, $I_{OUT} = 1.5\ \text{A}$ , $V_{IN} = 1.8\ \text{V}$ , $V_{OUT} = 1.5\ \text{V}$			30		
Noise	Output noise voltage	100 Hz to 100 kHz, $I_{OUT} = 3\ \text{A}$ , $C_{SS} = 0.001\ \mu\text{F}$		$25 \times V_{OUT}$		$\mu\text{V}_{\text{RMS}}$	
$t_{STR}$	Minimum start-up time	$R_{LOAD}$ for $I_{OUT} = 1\ \text{A}$ , $C_{SS} = \text{open}$		200		$\mu\text{s}$	
$I_{SS}$	Soft-start charging current	$V_{SS} = 0.4\ \text{V}$		440		nA	
$V_{EN, HI}$	Enable input high level		1.1		5.5	V	
$V_{EN, LO}$	Enable input low level		0		0.4	V	
$V_{EN, HYS}$	Enable pin hysteresis			50		mV	
$V_{EN, DG}$	Enable pin deglitch time			20		$\mu\text{s}$	
$I_{EN}$	Enable pin current	$V_{EN} = 5\ \text{V}$		0.1	1	$\mu\text{A}$	
$V_{IT}$	PG trip threshold	$V_{OUT}$ decreasing	85	90	94	% $V_{OUT}$	
$V_{HYS}$	PG trip hysteresis			3		% $V_{OUT}$	
$V_{PG, LO}$	PG output low voltage	$I_{PG} = 1\ \text{mA}$ (sinking), $V_{OUT} < V_{IT}$			0.3	V	
$I_{PG, LKG}$	PG leakage current	$V_{PG} = 5.25\ \text{V}$ , $V_{OUT} > V_{IT}$		0.1	1	$\mu\text{A}$	
$T_J$	Operating junction temperature		-40		125	$^\circ\text{C}$	
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing		165		$^\circ\text{C}$	
		Reset, temperature decreasing		140			

(1) Adjustable devices tested at 0.8 V; resistor tolerance is not considered.

(2) Dropout is defined as the voltage from  $V_{IN}$  to  $V_{OUT}$  when  $V_{OUT}$  is 3% below nominal.

(3) 3.25 V is a test condition of this device and can be adjusted by referring to [Figure 6](#).

### 6.6 Typical Characteristics: $I_{OUT} = 50 \text{ mA}$

At  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3 \text{ V}$ ,  $V_{BIAS} = 5 \text{ V}$ ,  $I_{OUT} = 50 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{BIAS} = 4.7 \mu\text{F}$ , and  $C_{OUT} = 10 \mu\text{F}$ , unless otherwise noted.




Figure 1.  $V_{IN}$  Line Regulation




Figure 2.  $V_{BIAS}$  Line Regulation




Figure 3. Load Regulation




Figure 4. Load Regulation




Figure 5.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )






Figure 6.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )

**Typical Characteristics:  $I_{OUT} = 50\text{ mA}$  (continued)**


At  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$ ,  $V_{BIAS} = 5\text{ V}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{BIAS} = 4.7\text{ }\mu\text{F}$ , and  $C_{OUT} = 10\text{ }\mu\text{F}$ , unless otherwise noted.




**Figure 7.  $V_{IN}$  Dropout Voltage vs  $(V_{BIAS} - V_{OUT})$  and Temperature ( $T_J$ )**




**Figure 8.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )**




**Figure 9.  $V_{BIAS}$  PSRR vs Frequency**



**Figure 10.  $V_{IN}$  PSRR vs Frequency**



**Figure 11.  $V_{IN}$  PSRR vs  $(V_{IN} - V_{OUT})$**



**Figure 12. Noise Spectral Density**



Typical Characteristics:  $I_{OUT} = 50 \text{ mA}$  (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3 \text{ V}$ ,  $V_{BIAS} = 5 \text{ V}$ ,  $I_{OUT} = 50 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{BIAS} = 4.7 \mu\text{F}$ , and  $C_{OUT} = 10 \mu\text{F}$ , unless otherwise noted.




Figure 13. BIAS Pin Current vs  $I_{OUT}$  and Temperature ( $T_J$ )




Figure 14. BIAS Pin Current vs  $V_{BIAS}$  and Temperature ( $T_J$ )




Figure 15. Soft-Start Charging Current ( $I_{SS}$ ) vs Temperature ( $T_J$ )




Figure 16. Low-Level PG Voltage vs Current







Figure 17. Current Limit vs ( $V_{BIAS} - V_{OUT}$ )

### 6.7 Typical Characteristics: $I_{OUT} = 1\text{ A}$

At  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$ ,  $V_{BIAS} = 5\text{ V}$ ,  $I_{OUT} = 1\text{ A}$ ,  $V_{EN} = V_{IN} = 1.8\text{ V}$ ,  $V_{OUT} = 1.5\text{ V}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{BIAS} = 4.7\text{ }\mu\text{F}$ , and  $C_{OUT} = 10\text{ }\mu\text{F}$ , unless otherwise noted.



## 7 Detailed Description


### 7.1 Overview

The TPS74901 belongs to a family of low-dropout regulators that feature soft-start capabilities. These regulators use a low-current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very-low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS74901 to be stable with any capacitor with a value of 2.2  $\mu\text{F}$  or greater. Transient response is also superior to PMOS topologies, particularly for low  $V_{\text{IN}}$  applications.

The TPS74901 features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor-intensive systems.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Enable and Shutdown

The enable (EN) pin is active high and is compatible with standard digital-signaling levels.  $V_{\text{EN}}$  below 0.4 V turns the regulator off and  $V_{\text{EN}}$  above 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slowly ramping analog signals. This configuration allows the TPS74901 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid ON-OFF cycling because of small glitches in the  $V_{\text{EN}}$  signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately  $-1 \text{ mV}/^\circ\text{C}$ ; process variation accounts for most of the rest of the variation to the 0.4-V and 1.1-V limits. If precise turnon timing is required, a fast rise-time signal must be used to enable the TPS74901.

## Feature Description (continued)

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, then connect EN as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

### 7.3.2 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pullup resistor. This pin requires at least 1.1 V on  $V_{BIAS}$  to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $V_{IT} + V_{HYS}$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops below 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA, so the pullup resistor for PG must be in the range of 10 k $\Omega$  to 1 M $\Omega$ . PG is only provided on the VQFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

### 7.3.3 Internal Current Limit

The TPS74901 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 4 A and maintain regulation. The current limit responds in about 10  $\mu$ s to reduce the current during a short circuit fault.

The internal current limit protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS74901 above the rated current degrades device reliability.

### 7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS74901 into thermal shutdown degrades device reliability.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

## Device Functional Modes (continued)

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{EN}$	$V_{BIAS}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}(V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \geq V_{OUT} + V_{DO}(V_{BIAS})$	$I_{OUT} < I_{CL}$	$T_J < 125^{\circ}\text{C}$
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO}(V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + V_{DO}(V_{BIAS})$	—	$T_J < 125^{\circ}\text{C}$
Disabled mode (any true condition disables the device)		$V_{EN} < V_{EN(low)}$	$V_{BIAS} < V_{BIAS(UVLO)}$	—	$T_J > 165^{\circ}\text{C}$

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Input, Output, and BIAS Capacitor Requirements

The device is designed to be stable for all available types of and values of output capacitors  $\geq 2.2 \mu\text{F}$ . The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pin strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{\text{IN}}$  and  $V_{\text{BIAS}}$  is  $1 \mu\text{F}$ . If  $V_{\text{IN}}$  and  $V_{\text{BIAS}}$  are connected to the same supply, the recommended minimum capacitor for  $V_{\text{BIAS}}$  is  $4.7 \mu\text{F}$ . Good quality, low-ESR capacitors must be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors must be placed as close as possible to the pins for optimum performance.

#### 8.1.2 Transient Response

The TPS74901 is designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance would do. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; see [Figure 20](#) in the *Typical Characteristics:  $I_{\text{OUT}} = 50 \text{ mA}$*  section. Because the TPS74901 is stable with output capacitors as low as  $2.2 \mu\text{F}$ , many applications may need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

#### 8.1.3 Dropout Voltage

The TPS74901 offers very low dropout performance, making the device well-suited for high-current low  $V_{\text{IN}}$  and low  $V_{\text{OUT}}$  applications. The low dropout of the TPS74901 allows the device to be used in place of a DC-DC converter and still achieve good efficiencies. This provides designers with the power architecture for their applications to achieve the smallest, simplest, and lowest-cost solution.

There are two different specifications for dropout voltage with the TPS74901. The first specification (see [Figure 23](#)) is referred to as  $V_{\text{IN Dropout}}$  and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that  $V_{\text{BIAS}}$  is at least 3.25 V above  $V_{\text{OUT}}$ , which is the case for  $V_{\text{BIAS}}$  when powered by a 5-V rail with 5% tolerance and with  $V_{\text{OUT}} = 1.5 \text{ V}$  (3.25 V is a test condition of this device and can be adjusted by referring to [Figure 6](#)). If  $V_{\text{BIAS}}$  is higher than  $V_{\text{OUT}} + 3.25 \text{ V}$ ,  $V_{\text{IN dropout}}$  is less than specified.

## Application Information (continued)




Figure 23. Typical Application of the TPS74901 Using an Auxiliary Bias Rail

The second specification (shown in Figure 24) is referred to as  $V_{BIAS}$  Dropout and applied to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass FET; therefore,  $V_{BIAS}$  must be 1.75 V above  $V_{OUT}$ . Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass FET; therefore,  $V_{BIAS}$  must be 1.75 V above  $V_{OUT}$ . Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.




Figure 24. Typical Application of the TPS74901 Without an Auxiliary Bias

### 8.1.4 Output Noise

The TPS74901 provides low-output noise when a soft start capacitor is used. When the device reaches the end of the soft start cycle, the soft start capacitor serves as a filter for the internal reference. By using a 0.001- $\mu$ F soft start capacitor, the output noise is reduced by half and is typically 30  $\mu$ V<sub>RMS</sub> for a 1.2-V output (10 Hz to 100 kHz). Further increasing  $C_{SS}$  has little effect on noise. Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001- $\mu$ F soft-start capacitor is given in Equation 1.

$$V_N(\mu V_{RMS}) = 25 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (1)$$

The low-output noise of the TPS74901 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

## Application Information (continued)

### 8.1.5 Programmable Soft Start

The TPS74901 features a programmable, monotonic, voltage-controlled soft start that is set with an external capacitor ( $C_{SS}$ ). This feature is important for many applications because power-up initialization problems are eliminated when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

To achieve a linear and monotonic soft start, the TPS74901 error amplifier tracks the voltage ramp of the external soft start capacitor until the voltage exceeds the internal reference. The soft start ramp time is dependent on the soft start charging current ( $I_{SS}$ ), soft start capacitance ( $C_{SS}$ ), and the internal reference voltage ( $V_{REF}$ ), and can be calculated using [Equation 2](#).

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}} \quad (2)$$

If large output capacitors are used, the device current limit ( $I_{CL}$ ) and the output capacitor may set the start-up time. In this case, the start-up time is given by [Equation 3](#):

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}}$$

where

- $V_{OUT(NOM)}$  is the nominal set output voltage.
- $C_{OUT}$  is the output capacitance.
- $I_{CL(MIN)}$  is the minimum current limit for the device. (3)

In applications where monotonic start-up is required, the soft start time given by [Equation 2](#) must be set to be greater than [Equation 3](#).

The maximum recommended soft start capacitor is 0.015  $\mu\text{F}$ . Larger soft start capacitors can be used and do not damage the device; however, the soft start capacitor discharge circuit may not be able to fully discharge the soft start capacitor when enabled. Soft start capacitors larger than 0.015  $\mu\text{F}$  could be a problem in applications where the user must rapidly pulse the enable pin and still requires the device to soft start from ground.  $C_{SS}$  must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See [Table 2](#) for suggested soft-start capacitor values.

**Table 2. Standard Capacitor Values for Programming the Soft-Start Time<sup>(1)</sup>**

$C_{SS}$	SOFT START TIME
Open	0.1 ms
270 pF	0.5 ms
560 pF	1 ms
2.7 nF	5 ms
5.6 nF	10 ms
0.01 $\mu\text{F}$	18 ms

$$(1) \quad t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.44\mu A} \quad \text{where } t_{SS}(s) = \text{soft-start time in seconds.}$$



### 8.1.6 Sequencing Requirements

$V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  can be sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Connecting EN to IN is acceptable for most applications as long as  $V_{IN}$  is greater than 1.1 V, and the ramp rate of  $V_{IN}$  and  $V_{BIAS}$  is faster than the set soft start ramp rate. If the ramp rate of the input sources is slower than the set soft start time, the output tracks the slower supply minus the dropout voltage until the set output voltage is reached. If EN is connected to BIAS, the device soft-starts as programmed, provided that  $V_{IN}$  is present before  $V_{BIAS}$ . If  $V_{BIAS}$  and  $V_{EN}$  are present before  $V_{IN}$  is applied and the set soft start time has expired, then  $V_{OUT}$  tracks  $V_{IN}$ . If the soft start time has not expired, the output tracks  $V_{IN}$  until  $V_{OUT}$  reaches the value set by the charging soft start capacitor. [Figure 25](#) shows the use of an RC-delay circuit to hold off  $V_{EN}$  until  $V_{BIAS}$  has ramped. This technique can also be used to drive EN from  $V_{IN}$ . An external control signal can also be used to enable the device after  $V_{IN}$  and  $V_{BIAS}$  are present.

#### NOTE

When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50  $\mu$ A of current from OUT. Although this condition will not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k $\Omega$ .





Figure 25. Soft-Start Delay Using an RC Circuit on Enable

## 8.2 Typical Application

Figure 26 illustrates the typical application circuit for the TPS74901 adjustable output device.

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 26. See Table 3 for sample resistor values of common output voltages. To achieve the maximum accuracy specifications,  $R_2$  must be  $\leq 4.99$  k $\Omega$ .



Copyright © 2016, Texas Instruments Incorporated

**Figure 26. Typical Application Circuit for the TPS74901 (Adjustable)**

**Table 3. Standard 1% Resistor Values for Programming the Output Voltage<sup>(1)</sup>**

$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	$V_{OUT}$ (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

(1)  $V_{OUT} = 0.8 \times (1 + R_1 / R_2)$



### 8.2.1 Design Requirements

The goal of this design is to create a 1.2-V rail at 3 A with minimal external components from a 1.5-V rail.

### 8.2.2 Detailed Design Procedure

First choose the bias, which must be at least 1.75-V above the output voltage. A 3.3-V rail is used to achieve this minimum voltage. For a minimal external component count and size, select the minimum capacitor sizes.  $C_{IN} = 1$   $\mu$ F,  $C_{BIAS} = 1$   $\mu$ F, and a  $C_{OUT} = 10$   $\mu$ F. The  $C_{OUT}$  value was chosen to improve transient response. Using Table 3,  $R_1$  is set to 2.49 k $\Omega$  and  $R_2$  is set to 4.99 k $\Omega$  to create a 1.2-V rail. The pullup resistor for PG is set to 10 k $\Omega$ .

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPS74901 is designed to operate from an input voltage from 1.1 V to 5.5 V, provided the bias rail is at least 1.75-V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS74901. This supply must have at least 1  $\mu\text{F}$  of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1- $\mu\text{F}$  or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7  $\mu\text{F}$  of capacitance is needed for stability.


To increase the overall PSRR of the solution at higher frequencies, use a PI-filter or ferrite bead before the input capacitor.

## 10 Layout

### 10.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of R<sub>1</sub> in Figure 26 as close as possible to the load. If BIAS is connected to IN, TI recommends connecting BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turnon response.

### 10.2 Layout Example



**Figure 29. Layout Schematic (RGW Package)**

### 10.3 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions, and can be calculated using Equation 4:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$


## Power Dissipation (continued)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VQFN (RGW) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the DDPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. Connect that tab to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be estimated using Equation 5:

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (5)$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 30.



Note:  $\theta_{JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 inches x 3 inches) is a JEDEC standard.

**Figure 30.  $\theta_{JA}$  versus Board Size**

Figure 30 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. Figure 30 is intended only as a guideline to demonstrate the affects of heat spreading in the ground plane; do not use Figure 30 to estimate actual thermal performance in real application environments.

### NOTE

When the device is mounted on an application PCB, TI strongly recommends using  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the section.

## 10.4 Thermal Considerations

A better method of estimating the thermal measure comes from using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in Equation 6. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with the corresponding formulas given in Equation 6.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D$$

where


- $P_D$  is the power dissipation shown by Equation 4
- $T_T$  is the temperature at the center-top of the IC package
- $T_B$  is the PCB temperature measured 1 mm away from the IC package on the PCB surface (see Figure 31) (6)

**Thermal Considerations (continued)**

**NOTE**

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics (SBVA025)*, available for download at [www.ti.com](http://www.ti.com).




- (a) Example RGW (VQFN) Package Measurement
- (b) Example KTW (DDPAK) Package Measurement
- (1)  $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- (2)  $T_B$  is measured below the package lead on the PCB surface.

**Figure 31. Measuring Points for  $T_T$  and  $T_B$**

Compared with  $\theta_{JA}$ , the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size but do have a small dependency on board size and layout. Figure 32 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.

Referring to Figure 32, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point symmetric to an IC center. In the KTW package, for example (see Figure 31), silicon is not beneath the measuring point of  $T_T$  which is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point symmetry, device heat distribution on the PCB is not point symmetric either, so that  $\Psi_{JB}$  has a greater dependency on board size and layout.



**Figure 32.  $\Psi_{JT}$  and  $\Psi_{JB}$  versus Board Size**

For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, see the application note *Using New Thermal Metrics* (SBVA025), available for download at [www.ti.com](http://www.ti.com). Also, see the application note *IC Package Thermal Metrics* (SPRA953) (also available on the TI website) for further information.

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS48. The [TPS74901EVM-210 evaluation module](#) and related user's guide ([SLVU190](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

##### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS748 is available through the product folders under *Tools & Software*.

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- *Using New Thermal Metrics*, [SBVA025](#)
- *IC Package Thermal Metrics*, [SPRA953](#)
- *Ultimate Regulation of with Fixed Output Versions of the TPS742xx, TPS743xx, and TPS744xx*, [SBVA024](#)
- *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator*, [SBVA042](#)
- *TPS74901EVM-210 Evaluation Module User Guide*, [SLVU190](#)

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74901DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11S	<a href="#">Samples</a>
TPS74901DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11S	<a href="#">Samples</a>
TPS74901KTWR	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901	<a href="#">Samples</a>
TPS74901KTWRG3	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901	<a href="#">Samples</a>
TPS74901KTWT	ACTIVE	DDPAK/ TO-263	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901	<a href="#">Samples</a>
TPS74901KTWTG3	ACTIVE	DDPAK/ TO-263	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901	<a href="#">Samples</a>
TPS74901RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901	<a href="#">Samples</a>
TPS74901RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901	<a href="#">Samples</a>
TPS74901RGWTG4	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74901DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901KTWR	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74901KTWT	DDPAK/ TO-263	KTW	7	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74901RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS74901RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74901DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS74901KTWR	DDPAK/TO-263	KTW	7	500	367.0	367.0	45.0
TPS74901KTWT	DDPAK/TO-263	KTW	7	50	367.0	367.0	45.0
TPS74901RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74901RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4204102-3/L 09/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Small Outline No-Lead (SON) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present

# THERMAL PAD MECHANICAL DATA

DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206565-3/Y 08/15

NOTE: A. All linear dimensions are in millimeters

# LAND PATTERN DATA

DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

KTW (R-PSFM-G7)

PLASTIC FLANGE-MOUNT




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 $\triangle C$ . Lead width and height dimensions apply to the plated lead.  
 D. Leads are not allowed above the Datum B.  
 E. Stand-off height is measured from lead tip with reference to Datum B.  
 $\triangle F$ . Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".  
 G. Cross-hatch indicates exposed metal surface.  
 $\triangle H$ . Falls within JEDEC MO-169 with the exception of the dimensions indicated.



# MECHANICAL DATA

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - This drawing is subject to change without notice.
  - Quad Flat pack, No-leads (QFN) package configuration
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-220.

# THERMAL PAD MECHANICAL DATA

RGW (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206352-2/M 06/15

NOTE: All linear dimensions are in millimeters

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.