SCBS212D - JUNE 1992 - REVISED JULY 1999

 Members of the Texas Instruments 	SN54ABT16646 WD PACKAGE SN74ABT16646 DGG OR DL PACKAGE						
<i>Widebus</i> ™ Family	(TOP VIEW)						
State-of-the-Art EPIC-IIB [™] BiCMOS Design	()						
Significantly Reduces Power Dissipation	1DIR [1 56] 10E						
 Latch-Up Performance Exceeds 500 mA Per 	1CLKAB 🛛 2 55 🗍 1CLKBA						
JESD 17	1SAB 🚺 3 54 🗍 1SBA						
 Typical V_{OLP} (Output Ground Bounce) < 1 V 	GND 🛛 4 53 🗍 GND						
at V _{CC} = 5 V, T _A = 25°C	1A1 🛛 5 52 🗋 1B1						
 Distributed V_{CC} and GND Pin Configuration 	1A2 🛛 6 🛛 51 🗋 1B2						
Minimizes High-Speed Switching Noise	V _{CC} [] 7 50 [] V _{CC}						
• Flow-Through Architecture Optimizes PCB	1A3 🛛 8 49 🗋 1B3						
Layout	1A4 [9 48] 1B4						
 High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) 							
 Package Options Include Plastic Shrink 	GND [] 11 46] GND						
Small-Outline (DL), Thin Shrink							
Small-Outline (DGG) Packages and 380-mil	1A7 🛛 13 44 🗍 1B7 1A8 🗍 14 43 🗍 1B8						
Fine-Pitch Ceramic Flat (WD) Package	2A1 15 42 2B1						
Using 25-mil Center-to-Center Spacings	2A1 U 13 42 U 2B1 2A2 1 16 41 2B2						
	2A2 [10 41] 2B2 2A3 [17 40] 2B3						
description	GND 18 39 GND						
	2A4 1 19 38 2B4						
The 'ABT16646 devices consist of	2A5 [20 37] 2B5						
bus-transceiver circuits, D-type flip-flops, and	2A6 21 36 286						
control circuitry arranged for multiplexed transmission of data directly from the input bus or	V_{CC} [22 35] V_{CC}						
from the internal registers.	2A7 23 34 2B7						
U	2A8 24 33 2B8						
These devices can be used as two 8-bit	GND 25 32 GND						

transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

31

30

29

2SAB 26

28

2CLKAB 27

2DIR

2SBA

20E

2CLKBA

SCBS212D - JUNE 1992 - REVISED JULY 1999

description (continued)

The SN54ABT16646 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16646 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE											
		INP	UTS			DATA	a 1/0†					
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION				
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified	Store A, B unspecified [†]				
Х	Х	Х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified [†]				
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data				
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage				
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus				
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus				
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus				
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus				

[†] The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCBS212D - JUNE 1992 - REVISED JULY 1999





Figure 1. Bus-Management Functions



SCBS212D - JUNE 1992 - REVISED JULY 1999

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS212D - JUNE 1992 - REVISED JULY 1999

logic diagram (positive logic)





SCBS212D - JUNE 1992 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABT16646 SN74ABT16646	0.5 V to 7 V 0.5 V to 5.5 V
Input clamp current, I_{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_{O} < 0$)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AB1	16646	SN74AB1	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
IОН	High-level output current			-24		-32	mA
I _{OL}	Low-level output current	Low-level output current				64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Τ _Α	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS212D - JUNE 1992 - REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAG		TEST CON	DITIONS	т	A = 25°C	;	SN54AB	Г16646	SN74AB1	UNIT		
PAr	RAMETER	TEST CON	IDITION5	MIN	TYP [†]	MAX	MIN	SN54ABT16646 SN74ABT16646 MIN MAX MIN MAX -1.2 -1.2 -1.2 2.5 2.5 2.5 3 3 3 2 2 2 0.55 2 2 0.55 0.55 1 10 0.55 1 ± 1 ± 1 ± 1 ± 20 ± 20 ± 20 ± 1 ± 1 ± 1 ± 20 ± 20 ± 20 -10 -10 10 -50 -180 -50 -180 -50 -180 -50 -180 -50 50 50 50 50 50 50 50 50 50 50 50	UNIT			
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
		$V_{CC} = 5 V,$	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2] `	
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100						mV	
l <u>ı</u>	Control		CC or GND			±1		±1		±1	μA	
						±20		±20		±20		
IOZH‡	$V_{CC} = 5.5 V,$		V _O = 2.7 V			10		10		10	μΑ	
Iozl‡			$V_{O} = 0.5 V$			-10		-10		-10	μA	
loff		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
lO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			2		2		2		
ICC	A or B ports	$I_{O} = 0,$	Outputs low			32		32		32	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2		
	Data inputs	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			50		50		50		
${}^{\Delta I}CC^{\P}$	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μΑ	
	Control inputs	$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}			50		50		50			
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS212D - JUNE 1992 - REVISED JULY 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:	SN54AE	3T16646		
		MIN MAX	MAX	UNIT		
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:	SN74AE	T16646		
		V _{CC} =	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX	125		
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



SN54ABT16646, SN74ABT16646 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS212D - JUNE 1992 - REVISED JULY 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN5	4ABT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
		$\begin{array}{ c c c c c } (OUTPUT) & \hline T_A = 25 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $						
f _{max}			125			125		MHz
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ns
^t PHL	CERBA OF CERAB	AUD	1.5	3.2	4.1	1	5	115
^t PLH	A or B	P or A	1	2.3	3.2	0.6	4	ns
^t PHL	AUB	BUIA	1	3	4.1	0.6	4.9	115
^t PLH	SAB or SBA [†]	P or A	1	2.9	4.3	0.6	5.3	ns
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	0.6	5.3	
^t PZH	OE	A or B	1	3.4	4.6	0.6	5.9	ns
^t PZL	UE	AUB	1.5	3.5	5.3	1	6	
^t PHZ	OE	A or B	1.5	3.9	5.6	1	6.4	nc
^t PLZ	UE	AUB	1.5	3.1	4.4	1	4.7	ns
^t PZH	DIR	A or B	1	3.2	4.5	0.6	5.8	200
^t PZL			1.5	3.4	5.1	1	6.7	ns
^t PHZ	DIR	A or B	2	4.2	5.9	1.2	7.1	
^t PLZ		AUB	1.5	3.6	5.1	1	6.2	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN7	4ABT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₀ T	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	C MIN MAX MAX 125 4 1.5 4.9 4.1 1.5 4.7 3.2 1 3.9 4.1 1 4.6 4.3 1 5 4.6 1 5.5 4.9 1.5 5.7 4.9 1.5 5.4 4.1 1.5 4.5 4.6 1 5.5 4.9 1.5 5.4 4.1 1.5 4.5 4.5 1 5.4 4.5 1 5.4 4.5 1 5.4			
f _{max}			125			125		MHz
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns
^t PHL		AUD	1.5	3.2	4.1	1.5	4.7	115
^t PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns
^t PHL	AUR	BUIA	1	3	4.1	1	4.6	115
^t PLH	SAB or SBA†	B or A	1	2.9	4.3	1	5	ns
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	1	5	115
^t PZH	OE	A or B	1	3.4	4.6	1	5.5	ns
^t PZL	ÛE	AUD	1.5	3.5	4.9	1.5	5.7	
^t PHZ	OE	A or B	1.5	3.9	4.9	1.5	5.4	ns
^t PLZ	ÛE	AUD	1.5	3.1	4.1	1.5	4.5	
^t PZH	DIR	A or B	1	3.2	4.5	1	5.4	
^t PZL		AUID	1.5	3.4	4.8	1.5	5.6	ns
^t PHZ	DIR	A or B	2	4.2	5.7	2	6.7	
^t PLZ		AUD	1.5	3.6	5.1	1.5	5.9	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS212D - JUNE 1992 - REVISED JULY 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9450201QXA	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9450201QX A SNJ54ABT16646W D	Samples
SN74ABT16646DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SN74ABT16646DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SN74ABT16646DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SN74ABT16646DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SNJ54ABT16646WD	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9450201QX A SNJ54ABT16646W D	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT16646, SN74ABT16646 :

- Catalog: SN74ABT16646
- Military: SN54ABT16646

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal						
Device	Package Type	Package Drawing		Reel Diameter	Reel Width	6

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16646DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16646DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16646DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16646DLR	SSOP	DL	56	1000	367.0	367.0	55.0

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated