

# MIXED SIGNAL MICROCONTROLLER

### **FEATURES**

Low Supply Voltage Range: 1.8 V to 3.6 V

Ultra-Low Power Consumption

Active Mode: 220 µA at 1 MHz, 2.2 V

- Standby Mode: 0.5 μA

Off Mode (RAM Retention): 0.1 μA

Five Power-Saving Modes

 Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs

 16-Bit RISC Architecture, up to 12-MHz System Clock

Basic Clock Module Configurations

 Internal Frequencies up to 12 MHz With Two Calibrated Frequencies

 Internal Very-Low-Power Low-Frequency (LF) Oscillator

High-Frequency (HF) Crystal up to 16 MHz

Resonator

- External Digital Clock Source

- Up to Three 24-Bit Sigma-Delta
   Analog-to-Digital (A/D) Converters With
   Differential PGA Inputs
- 16-Bit Timer\_A With Three Capture/Compare Registers
- Serial Communication Interface (USART), Asynchronous UART or Synchronous SPI Selectable by Software
- 16-Bit Hardware Multiplier
- Brownout Detector
- Supply Voltage Supervisor/Monitor with Programmable Level Detection
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- On-Chip Emulation Module
- Family Members are Summarized in Table 1.
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide, Literature Number SLAU144

### **DESCRIPTION**

The Texas Instruments MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430AFE2x3 devices are ultra-low-power mixed signal microcontrollers integrating three independent 24-bit sigma-delta A/D converters, one 16-bit timer, one 16-bit hardware multiplier, USART communication interface, watchdog timer, and 11 I/O pins.

The MSP430AFE2x2 devices are identical to the MSP430AFE2x3, except that there are only two 24-bit sigma-delta A/D converters integrated.

The MSP430AFE2x1 devices are identical to the MSP430AFE2x3, except that there is only one 24-bit sigma-delta A/D converter integrated.

Available family members are summarized in Table 1.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# Table 1. Family Members (1)

Device	Flash (KB)	SRAM (Byte)	EEM	SD24_A Converters	16-Bit MPY	Timer_A <sup>(2)</sup>	USART (UART/ SPI)	Clocks	I/O	Package Type <sup>(3)</sup>
MSP430AFE253IPW	16	512	1	3	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE233IPW	8	512	1	3	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE223IPW	4	256	1	3	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE252IPW	16	512	1	2	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE232IPW	8	512	1	2	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE222IPW	4	256	1	2	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE251IPW	16	512	1	1	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE231IPW	8	512	1	1	1	3	1	HF, DCO, VLO	11	24-TSSOP
MSP430AFE221IPW	4	256	1	1	1	3	1	HF, DCO, VLO	11	24-TSSOP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

# **Development Tool Support**

All MSP430™ microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:


- · Debugging and Programming Interface
  - MSP-FET430UIF (USB)
  - MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
  - MSP-TS430PW24
- Production Programmer
  - MSP-GANG430

<sup>(2)</sup> Each number in the sequence represents an instantiation of Timer\_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.


<sup>(3)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



### **Functional Block Diagram**




# Pin Designation, MSP430AFE2x3IPW






# Pin Designation, MSP430AFE2x2IPW



A. Connect NC pins to analog ground (AVSS)

# Pin Designation, MSP430AFE2x1IPW



B. Connect NC pins to analog ground (AVSS)



# **Table 2. Terminal Functions**

TERMINAL			
NAME	NO.	1/0	DESCRIPTION
A0.0+	1	I	SD24_A positive analog input A0.0 <sup>(1)</sup>
A0.0-	2	I	SD24_A negative analog input A0.0 <sup>(1)</sup>
A1.0+	3	I	SD24_A positive analog input A1.0 (not available on MSP430AFE2x1) <sup>(1)</sup>
A1.0-	4	I	SD24_A negative analog input A1.0 (not available on MSP430AFE2x1) <sup>(1)</sup>
AVCC	5		Analog supply voltage, positive terminal. Must not power up prior to DVCC.
AVSS	6		Analog supply voltage, negative terminal
VREF	7	I/O	Input for an external reference voltage/ output for internal reference voltage (can be used as mid-voltage)
A2.0+	8	I	SD24_A positive analog input A2.0 (not available on MSP430AFE2x2 and MSP430AFE2x1) <sup>(1)</sup>
A2.0-	9	I	SD24_A negative analog input A2.0 (not available on MSP430AFE2x2 and MSP430AFE2x1) <sup>(1)</sup>
TEST/SBWTCK	10	I	Selects test mode for JTAG pins on P1.5 to P1.7 and P2.0. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input for device programming and test.
RST/NMI/SBWTDIO	11	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output for device programming and test.
P1.0/SVSIN/TACLK/SMCLK/TA2	12	I/O	General-purpose digital I/O pin Analog input to supply voltage supervisor Timer_A3, clock signal TACLK input SMCLK signal output Timer_A3, compare: Out2 Output
DVSS	13		Digital supply voltage, negative terminal
P2.6/XT2IN	14	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin
P2.7/XT2OUT	15	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin
DVCC	16		Digital supply voltage, positive terminal.
P1.1/TA1/SDCLK	17	I/O	General-purpose digital I/O pin Timer_A3, capture: CCI1A and CCI1B inputs, compare: Out1 output SD24_A bit stream clock output
P1.2/TA0/SD0DO	18	I/O	General-purpose digital I/O pin Timer_A3, capture: CCl0A and CCl0B inputs, compare: Out0 output SD24_A bit stream data output for channel 0
P1.3/UTXD0/SD1DO	19	I/O	General-purpose digital I/O pin Transmit data out - USART0/UART mode SD24_A bit stream data output for channel 1 (not available on MSP430AFE2x1)
P1.4/URXD0/SD2DO	20	I/O	General-purpose digital I/O pin Receive data in - USARTO/UART mode SD24_A bit stream data output for channel 2 (not available on MSP430AFE2x2 and MSP430AFE2x1)
P1.5/SIMO0/SVSOUT/TMS	21	I/O	General-purpose digital I/O Slave in/master out of USART0/SPI mode SVS: output of SVS comparator JTAG test mode select. TMS is used as an input port for device programming and test.
P1.6/SOMI0/TA2/TCK	22	I/O	General-purpose digital I/O pin Slave out/master in of USART0/SPI mode Timer_A3, compare: Out2 output JTAG test clock. TCK is the clock input port for device programming and test.
P1.7/UCLK0/TA1/TDO/TDI	23	I/O	General-purpose digital I/O pin External clock input - USART0/UART or SPI mode, clock output - USART0/SPI mode. Timer_A3, compare: Out1 output JTAG test data output port. TDO/TDI data output or programming data input terminal.

<sup>(1)</sup> It is recommended to short unused analog input pairs and connect them to analog ground.



# **Table 2. Terminal Functions (continued)**

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	1/0				
P2.0/STE0/TA0/TDI/TCLK	24	I/O	General-purpose digital I/O pin Slave transmit enable - USART0/SPI mode. Timer_A3, compare: Out0 output JTAG test data input or test clock input for device programming and test.			



### SHORT-FORM DESCRIPTION

# **CPU**

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.


The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

### **Instruction Set**

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.



**Table 3. Instruction Word Formats** 

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5 → R5
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional/conditional	JNE	Jump-on-equal bit = 0

#### **Table 4. Address Mode Descriptions**

ADDRESS MODE	S <sup>(1)</sup>	D <sup>(2)</sup>	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2	
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	✓	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	$\begin{array}{c} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

- (1) S = source
- (2) D = destination



# **Operating Modes**

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active.
- Low-power mode 0 (LPM0)
  - CPU is disabled.
  - ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
  - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
  - DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
  - CPU is disabled.
  - MCLK and SMCLK are disabled.
  - DCO dc-generator remains enabled.
  - ACLK remains active.
- Low-power mode 3 (LPM3)
  - CPU is disabled.
  - MCLK and SMCLK are disabled.
  - DCO dc-generator is disabled.
  - ACLK remains active.
- Low-power mode 4 (LPM4)
  - CPU is disabled.
  - ACLK is disabled.
  - MCLK and SMCLK are disabled.
  - DCO dc-generator is disabled.
  - Crystal oscillator is stopped.



# **Interrupt Vector Addresses**

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

**Table 5. Interrupt Vector Addresses** 

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power up External reset Watchdog Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV	Reset	OFFFEh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2) (3)</sup>	(Non)maskable, (Non)maskable, (Non)maskable	0FFFCh	14
			0FFFAh	13
SD24_A	SD24CCTLx SD24OVIFG, SD24CCTLx SD24IFG <sup>(2)</sup> <sup>(4)</sup>	Maskable	0FFF8h	12
			0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
USART0 Receive	URXIFG0	Maskable	0FFF2h	9
USART0 Transmit	UTXIFG0	Maskable	0FFF0h	8
			0FFEEh	7
Timer_A3	TA0CCR0 CCIFG (4)	Maskable	0FFECh	6
Timer_A3	TA0CCR1 CCIFG, TA0CCR2 CCIFG, TA0CTL TAIFG <sup>(2) (4)</sup>	Maskable	0FFEAh	5
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 <sup>(2) (4)</sup>	Maskable	0FFE8h	4
			0FFE6h	3
			0FFE4h	2
I/O Port P2 (three flags)	P2IFG.0 to P2IFG.2 <sup>(2) (4)</sup>	Maskable	0FFE2h	1
			0FFE0h	0, lowest

<sup>(1)</sup> A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address range.

<sup>(2)</sup> Multiple source flags

<sup>(3) (</sup>Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

<sup>(4)</sup> Interrupt flags are located in the module.



# **Special Function Registers**

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

#### Legend

rw Bit can be read and written.

rw-0, 1 Bit can be read and written. It is Reset or Set by PUC. rw-(0), (1) Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device.

### Table 6. Interrupt Enable 1

Address	7	6	5	4	3	2	1	0
00h	UTXIE0	URXIE0	ACCVIE	NMIIE			OFIE	WDTIE
	rw-0	rw-0	rw-0	rw-0			rw-0	rw-0

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval

timer mode.

OFIE Oscillator fault interrupt enable

NMIIE (Non)maskable interrupt enable

ACCVIE Flash access violation interrupt enable

URXIE0 USART0: UART and SPI receive interrupt enable UTXIE0 USART0: UART and SPI transmit interrupt enable

### Table 7. Interrupt Enable 2

Address	7	6	5	4	3	2	1	0
01h								

# Table 8. Interrupt Flag Register 1

Address	7	6	5	4	3	2	1	0
02h	UTXIFG0	URXIFG0		NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
	rw-1	rw-0		rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V<sub>CC</sub> power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V<sub>CC</sub> power up.

PORIFG Power-on reset interrupt flag. Set on  $V_{CC}$  power up.

NMIIFG Set via RST/NMI-pin

URXIFG0 USART0: UART and SPI receive interrupt flag
UTXIFG0 USART0: UART and SPI transmit interrupt flag

### Table 9. Interrupt Flag Register 2

Address	7	6	5	4	3	2	1	0
03h								



### Table 10. Module Enable Register 1

Address	7	6	5	4	3	2	1	0
04h	UTXE0	URXE0						
		USPIE0						
	rw-0	rw-0						

URXE0 USART0: UART mode receive enable UTXE0 USART0: UART mode transmit enable

USPIE0 USART0: SPI mode transmit and receive enable

### Table 11. Module Enable Register 2

Address	7	6	5	4	3	2	1	0
05h								

# **Memory Organization**

### **Table 12. Memory Organization**

		MSP430AFE22x	MSP430AFE23x	MSP430AFE25x
Memory	Size	4 KB	8 KB	16 KB
Main: interrupt vector	Flash	0xFFFF to 0xFFE0	0xFFFF to 0xFFE0	0xFFFF to 0xFFE0
Main: code memory	Flash	0xFFFF to 0xF000	0xFFFF to 0xE000	0xFFFF to 0xC000
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	0x10FFh to 0x1000	0x10FFh to 0x1000	0x10FFh to 0x1000
RAM	Size	256 Byte 0x02FF to 0x0200	512 Byte 0x03FF to 0x0200	512 Byte 0x03FF to 0x0200
Peripherals	16-bit	0x01FF to 0x0100	0x01FF to 0x0100	0x01FF to 0x0100
	8-bit	0x00FF to 0x0010	0x00FF to 0x0010	0x00FF to 0x0010
	8-bit SFR	0x000F to 0x0000	0x000F to 0x0000	0x000F to 0x0000

# **Flash Memory**

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
  can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
  required.



# **Peripherals**

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

# **Oscillator and System Clock**

The clock system is supported by the basic clock module that includes support for an internal digitally controlled oscillator (DCO), a high-frequency crystal oscillator, and an internal very-low-power low-frequency oscillator (VLO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from the VLO
- Main clock (MCLK), the system clock used by the CPU
- · Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules

Table 13. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

DCO FREQUENCY	REQUENCY CALIBRATION REGISTER SIZE		ADDRESS
8 MHz	CALBC1_8MHZ	byte	010FDh
O IVITZ	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
12 IVIDZ	CALDCO_12MHZ	byte	010FAh

# **Brownout, Supply Voltage Supervisor**

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM) (the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However,  $V_{CC}$  may not have ramped to  $V_{CC(min)}$  at that time. The user must ensure that the default DCO settings are not changed until  $V_{CC}$  reaches  $V_{CC(min)}$ . If desired, the SVS circuit can be used to determine when  $V_{CC}$  reaches  $V_{CC(min)}$ .

### Digital I/O

There are two I/O ports implemented: 8-bit port P1 and 3-bit port P2.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- · Edge-selectable interrupt input capability for all eight bits of port P1 and three bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

Because there are only three I/O pins implemented from port P2, bits [5:1] of all port P2 registers read as 0, and write data is ignored.

# Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



# Timer A3

Timer\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. Timer\_A3 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT	MODULE INPUT	MODULE BLOCK	MODULE OUTPUT	OUTPUT PIN NUMBER
24-PIN PW	SIGNAL	NAME		SIGNAL	24-PIN PW
12 - P1.0	TACLK	TACLK			
	ACLK	ACLK	Timer	NA	
	SMCLK	SMCLK	Timer	INA	
12 - P1.0	TACLK	INCLK			
18 - P1.2	TA0	CCI0A			18 - P1.2
18 - P1.2	TA0	CCI0B	CCR0	TAO	24 - P2.0
	DVSS	GND	CCRU	TA0	
	DVCC	VCC			
17 - P1.1	TA1	CCI1A			17 - P1.1
17 - P1.1	TA1	CCI1B	CODA	TA4	23 - P1.7
	DVSS	GND	CCR1	TA1	
	DVCC	VCC			
	DVSS	CCI2A			12 - P1.0
	ACLK (internal)	CCI2B	CODO	TA 0	22 - P1.6
	DVSS	GND	CCR2	TA2	
	DVCC	VCC			

### **USARTO**

The MSP430AFE2xx devices have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART0 module supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels. The maximum operational frequency for the USART0 module is 8 MHz.

# **Hardware Multiplier**

The multiplication operation is supported by a dedicated peripheral module. The module performs 16x16, 16x8, 8x16, and 8x8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

### SD24 A

The SD24\_A module integrates up to three independent 24-bit sigma-delta A/D converters. Each channel is designed with fully differential analog input pair and programmable gain amplifier input stage. In addition to external analog inputs, an internal VCC sense and temperature sensor are also available.



# **Peripheral File Map**

# **Table 15. Peripherals With Word Access**

Timer_A3	Capture/compare register 2	TACCR2	0x0176
	Capture/compare register 1	TACCR1	0x0174
	Capture/compare register 0	TACCR0	0x0172
	Timer_A register	TAR	0x0170
	Capture/compare control 2	TACCTL2	0x0166
	Capture/compare control 1	TACCTL1	0x0164
	Capture/compare control 0	TACCTL0	0x0162
	Timer_A control	TACTL	0x0160
	Timer_A interrupt vector	TAIV	0x012E
lardware Multiplier	Sum extend	SUMEXT	0x013E
	Result high word	RESHI	0x013C
	Result low word	RESLO	0x013A
	Second operand	OP2	0x0138
	Multiply signed + accumulate/operand 1	MACS	0x0136
	Multiply + accumulate/operand 1	MAC	0x0134
	Multiply signed/operand 1	MPYS	0x0132
	Multiply unsigned/operand 1	MPY	0x0130
Flash Memory	Flash control 3	FCTL3	0x012C
	Flash control 2	FCTL2	0x012A
	Flash control 1	FCTL1	0x0128
Vatchdog Timer+	Watchdog/timer control	WDTCTL	0x0120
SD24_A	General Control	SD24CTL	0x0100
also see Table 16)	Channel 0 Control	SD24CCTL0	0x0102
	Channel 1Control	SD24CCTL1	0x0104
	Channel 2 Control	SD24CCTL2	0x0106
	Channel 0 conversion memory	SD24MEM0	0x0110
	Channel 1 conversion memory	SD24MEM1	0x0112
	Channel 2 conversion memory	SD24MEM2	0x0114
	SD24 Interrupt vector word register	SD24IV	0x01AE



# **Table 16. Peripherals With Byte Access**

	Table 10. Felipherals With Byte Acc		
SD24_A	Channel 0 Input Control	SD24INCTL0	0x00B0
(also see Table 15)	Channel 1 Input Control	SD24INCTL1	0x00B1
	Channel 2 Input Control	SD24INCTL2	0x00B2
	Channel 0 Preload	SD24PRE0	0x00B8
	Channel 1 Preload	SD24PRE1	0x00B9
	Channel 2 Preload	SD24PRE2	0x00BA
	Reserved (Internal SD24_A Configuration 1)	SD24CONF1	0x00BF
USART0	Transmit buffer	U0TXBUF	0x0077
	Receive buffer	U0RXBUF	0x0076
	Baud rate	U0BR1	0x0075
	Baud rate	U0BR0	0x0074
	Modulation control	U0MCTL	0x0073
	Receive control	U0RCTL	0x0072
	Transmit control	U0TCTL	0x0071
	USART control	U0CTL	0x0070
Basic Clock System+	Basic clock system control 3	BCSCTL3	0x0053
	Basic clock system control 2	BCSCTL2	0x0058
	Basic clock system control 1	BCSCTL1	0x0057
	DCO clock frequency control	DCOCTL	0x0056
Brownout, SVS	SVS control register (reset by brownout signal)	SVSCTL	0x0055
Port P2	Port P2 selection 2	P2SEL2	0x0042
	Port P2 resistor enable	P2REN	0x002F
	Port P2 selection	P2SEL	0x002E
	Port P2 interrupt enable	P2IE	0x002D
	Port P2 interrupt edge select	P2IES	0x002C
	Port P2 interrupt flag	P2IFG	0x002B
	Port P2 direction	P2DIR	0x002A
	Port P2 output	P2OUT	0x0029
	Port P2 input	P2IN	0x0028
Port P1	Port P1 selection 2 register	P1SEL2	0x0041
	Port P1 resistor enable	P1REN	0x0027
	Port P1 selection	P1SEL	0x0026
	Port P1 interrupt enable	P1IE	0x0025
	Port P1 interrupt edge select	P1IES	0x0024
	Port P1 interrupt flag	P1IFG	0x0023
	Port P1 direction	P1DIR	0x0022
	Port P1 output	P1OUT	0x0021
	Port P1 input	P1IN	0x0020
Special Function	SFR module enable 2	ME2	0x0005
-	SFR module enable 1	ME1	0x0004
	SFR interrupt flag 2	IFG2	0x0003
	SFR interrupt flag 1	IFG1	0x0002
	SFR interrupt enable 2	IE2	0x0001
	SFR interrupt enable 1	IE1	0x0000

# TEXAS INSTRUMENTS

# Absolute Maximum Ratings(1)


Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	-0.3 V to 4.1 V	
Voltage applied to any pin <sup>(2)</sup>		-0.3 V to V <sub>CC</sub> + 0.3 V
Diode current at any device terminal		±2 mA
Character T (3)	Unprogrammed device	-55°C to 150°C
Storage temperature, T <sub>stg</sub> (3)	Programmed device	-40°C to 85°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to VSS. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

# Recommended Operating Conditions (1) (2)

				MIN	NOM	MAX	UNIT
V	0 1 1	AVCC = DVCC = V <sub>CC</sub> <sup>(1)</sup>	During program execution (3)	1.8		3.6	V
V <sub>CC</sub>	Supply voltage	AVCC = DVCC = V <sub>CC</sub>	During program/erase flash memory	2.2		3.6	<b>V</b>
V <sub>SS</sub>	Supply voltage	$AVSS = DVSS = V_{SS}$	AVSS = DVSS = V <sub>SS</sub>				V
T <sub>A</sub>	Operating free-air temperature			-40		85	°C
	Processor frequency	V <sub>CC</sub> = 1.8 V, Duty cycle = 50% ±10%		dc		4.15	
f <sub>SYSTEM</sub> (maximum MCLK frequency) <sup>(1)(2)</sup>		V <sub>CC</sub> = 2.7 V, Duty cycle = 50% ±10%		dc		9	MHz
	(see Figure 1)	V <sub>CC</sub> ≥ 3.3 V, Duty cycle = 50% ±10%		dc		12	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (3) The operating voltage range for SD24\_A is 2.5 V to 3.6 V



- Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.2 V.
- B. If high frequency crystal used is above 12 MHz and selected to source CPU clock then MCLK divider should be programmed appropriately to run CPU below 8 MHz.

Figure 1. Operating Area




# Active Mode Supply Current (into DV<sub>CC</sub> + AV<sub>CC</sub>) Excluding External Current<sup>(1)</sup>

P	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = DCO default$		2.2 V		220		
I <sub>AM, 1MHz</sub>	Active mode (AM) current at 1 MHz	frequency (approximately 1 MHz), $f_{ACLK} = f_{VLO} = 12$ kHz, Program executes in flash, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		350		μΑ
I <sub>AM, 12MHz</sub>	Active mode (AM) current at 12 MHz	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 12 \text{ MHz}, \\ f_{ACLK} &= f_{VLO} = 12 \text{ kHz}, \\ Program executes in flash, \\ CPUOFF &= 0, SCG0 = 0, SCG1 = 0, \\ OSCOFF &= 0 \end{aligned} $		3.3 V		4.0	4.5	mA

<sup>(1)</sup> All inputs are tied to 0 V or  $V_{CC}$ . Outputs do not source or sink any current.

# Typical Characteristics – Active-Mode Supply Current (Into DV<sub>CC</sub> + AV<sub>CC</sub>)






Figure 2. Active-Mode Current vs  $V_{CC}$ ,  $T_A = 25^{\circ}C$ 

Figure 3. Active-Mode Current vs DCO Frequency

# **STRUMENTS**

# Low-Power-Mode Supply Currents (Into V<sub>CC</sub>) Excluding External Current <sup>(1)</sup>

F	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN TYP	MAX	UNIT
I <sub>LPM0</sub>	Low-power mode 0 (LPM0) current <sup>(2)</sup>	$ \begin{aligned} &f_{\text{MCLK}} = 0 \text{ MHz}, \\ &f_{\text{SMCLK}} = f_{\text{DCO}} = \text{DCO default frequency} \\ &(\text{approximately 1 MHz}), \\ &f_{\text{ACLK}} = f_{\text{VLO}} = 12 \text{ kHz}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ &\text{OSCOFF} = 0 \end{aligned} $	25°C	2.2 V	65		μА
I <sub>LPM2</sub>	Low-power mode 2 (LPM2) current <sup>(3)</sup>	$\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz,} \\ &f_{\text{DCO}} = \text{DCO default frequency} \\ &(\text{approximately 1 MHz}), \\ &f_{\text{ACLK}} = f_{\text{VLO}} = 12 \text{ kHz,} \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	22		μΑ
I <sub>LPM3,VLO</sub>	Low-power mode 3 (LPM3) current <sup>(3)</sup>	$ \begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= f_{VLO} = 12 \text{ kHz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{split} $	25°C	2.2 V	0.5	1.0	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C		0.1	0.7	
I <sub>LPM4</sub>	Low-power mode 4 (LPM4) current <sup>(4)</sup>	f <sub>ACLK</sub> = f <sub>VLO</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V	1.1	2.5	μA

- All inputs are tied to 0 V or  $V_{CC}$ . Outputs do not source or sink any current. Current for brownout and WDT clocked by SMCLK included. Current for brownout and WDT clocked by ACLK included.
- (2)
- (3) (4)
- Current for brownout included.

# **Typical Characteristics – LPM4 Current**




Figure 4. I<sub>LPM4</sub> -- LPM4 Current vs Temperature



# Schmitt-Trigger Inputs (Ports Px and RST/NMI)

	<u> </u>	,					
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V	Desitive going input threshold valtage			0.45 V <sub>CC</sub>		0.75 V <sub>CC</sub>	W
V <sub>IT+</sub>	Positive-going input threshold voltage		3 V	1.35		2.25	V
V	Negative gains input threehold valtage			0.25 V <sub>CC</sub>		0.55 V <sub>CC</sub>	W
V <sub>IT-</sub>	Negative-going input threshold voltage		3 V	0.75		1.65	V
$V_{hys}$	Input voltage hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )		3 V	0.3		1.0	V
R <sub>Pull</sub>	Pullup/pulldown resistor (not RST/NMI pin)	For pullup: V <sub>IN</sub> = V <sub>SS</sub> ; For pulldown: V <sub>IN</sub> = V <sub>CC</sub>	3 V	20	35	50	kΩ
Cı	Input capacitance	$V_{IN} = V_{SS}$ or $V_{CC}$			5		pF

# Leakage Current (Ports Px)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>lkg(Px.y)</sub>	High-impedance leakage current	(1)(2)	3 V			±50	nA

# **Outputs (Ports Px)**

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH(max)} = -6 \text{ mA}^{(1)}$	3 V	Vo	<sub>CC</sub> – 0.2		V
$V_{OL}$	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA}^{(1)}$	3 V	Vs	<sub>SS</sub> + 0.2		٧

<sup>(1)</sup> The maximum total current,  $I_{OH(max)}$  and  $I_{OL(max)}$ , for all outputs combined, should not exceed  $\pm 48$  mA to hold the maximum voltage drop

# **Output Frequency (Ports Px)**

	1 7 1			,			
	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
$f_{Px.y}$	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$ , $R_L = 1 \text{ k}\Omega^{(1)(2)}$	3 V		12		MHz
f <sub>Port CLK</sub>	Clock output frequency	Px.y, $C_L = 20 \text{ pF}^{(2)}$	3 V		16		MHz

A resistive divider with two 0.5-k $\Omega$  resistors between  $V_{CC}$  and  $V_{SS}$  is used as load. The output is connected to the center tap of the

The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is


The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.




# **Typical Characteristics – Outputs**

One output loaded at a time.






# TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



# TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



# TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 8.



# POR/Brownout Reset (BOR)(1) (2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TY	P MAX	UNIT
V <sub>CC(start)</sub>	See Figure 9	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 V <sub>(B_I</sub>		٧
$V_{(B\_IT-)}$	See Figure 9 through Figure 11	dV <sub>CC</sub> /dt ≤ 3 V/s		1.4	42	V
V <sub>hys(B_IT-)</sub>	See Figure 9	dV <sub>CC</sub> /dt ≤ 3 V/s		1:	20	mV
t <sub>d(BOR)</sub>	See Figure 9			20	00	μs
t <sub>(reset)</sub>	Pulse length needed at RST/NMI pin to accepted reset internally		3 V	2		μs

- (1) The current consumption of the brownout module is already included in the  $I_{CC}$  current consumption data. The voltage level  $V_{(B\_IT-)} + V_{hys(B\_IT-)}$  is  $\leq 1.8 \text{ V}$ .
- (2) During power up, the CPU begins code execution following a period of t<sub>d(BOR)</sub> after V<sub>CC</sub> = V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub>. The default DCO settings must not be changed until V<sub>CC</sub> ≥ V<sub>(C(min)</sub>, where V<sub>(C(min))</sub> is the minimum supply voltage for the desired operating frequency.




Figure 9. POR/Brownout Reset (BOR) vs Supply Voltage



# Typical Characteristics - POR/Brownout Reset (BOR)




Figure 10.  $V_{CC(drop)}$  Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 11.  $V_{CC(drop)}$  Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



# Supply Voltage Supervisor (SVS) / Supply Voltage Monitor (SVM)(1)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	dV <sub>CC</sub> /dt > 30 V/ms (see Figure 12)			100		
t <sub>(SVSR)</sub>	dV <sub>CC</sub> /dt ≤ 30 V/ms			2000		μs
t <sub>d(SVSon)</sub>	SVS on, switch from VLD = 0 to VLD ≉ 0, V <sub>CC</sub> =3 V			100		μs
t <sub>settle</sub>	VLD ≉ 0 <sup>(2)</sup>			12		μs
V <sub>(SVSstart)</sub>	VLD ≉ 0, V <sub>CC</sub> /dt ≤ 3 V/s (see Figure 12)			1.55	1.7	٧
	V <sub>CC</sub> /dt ≤ 3 V/s (see Figure 12)	VLD = 1		120		mV
V <sub>hys(SVS_IT-)</sub>	V <sub>CC</sub> /dt ≤ 5 V/S (See Figure 12)	VLD = 2 to 14		15		mV
* nys(5v5_11-)	$V_{CC}/dt \le 3$ V/s (see Figure 12), external voltage applied on SVSIN	VLD = 15		10		mV
		VLD = 1	1.8	1.9	2.05	
		VLD = 2		2.1		İ
		VLD = 3		2.2		Ì
		VLD = 4		2.3		İ
		VLD = 5	2.24	2.4	2.6	Ì
		VLD = 6		2.5		Ì
	V <sub>CC</sub> /dt ≤ 3V/s (see Figure 12)	VLD = 7		2.65		Ì
$V_{(SVS\_IT-)}$	VCC/dt \(\frac{1}{2}\) \(\frac{1}{2}\)	VLD = 8		2.8		V
(5/5_11-)		VLD = 9	2.69	2.9	3.13	• !
		VLD = 10		3.05		İ
		VLD = 11		3.2		Ì
		VLD = 12		3.35		Ì
		VLD = 13	3.24		3.76 <sup>(3)</sup>	İ
		VLD = 14		3.7 <sup>(3)</sup>		İ
	$V_{CC}/dt \le 3 \text{ V/s}$ (see Figure 12), external voltage applied on SVSIN	VLD = 15	1.1	1.2	1.3	l
I <sub>CC(SVS)</sub> <sup>(1)</sup>	VLD ≠ 0, V <sub>CC</sub> = 3 V			12	17	μA

 <sup>(1)</sup> The current consumption of the SVS module is not included in the I<sub>CC</sub> current consumption data.
 (2) t<sub>settle</sub> is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD ≠ 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.

The recommended operating voltage range is limited to 3.6 V.






Figure 12. SVS Reset (SVSR) vs Supply Voltage




Figure 13. V<sub>CC(min)</sub> With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal



### **Main DCO Characteristics**

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MODx select how often f<sub>DCO(RSEL,DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>DCO(RSEL,DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

# **DCO Frequency**

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
$V_{CC}$	Supply voltage range	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$ , $MODx = 0$	3.3 V	0.06	0.10	0.14	MHz
f <sub>DCO(0,3)</sub>	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$ , $MODx = 0$	3.3 V		0.12		MHz
f <sub>DCO(1,3)</sub>	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$ , $MODx = 0$	3.3 V		0.15		MHz
f <sub>DCO(2,3)</sub>	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$ , $MODx = 0$	3.3 V		0.21		MHz
f <sub>DCO(3,3)</sub>	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$ , $MODx = 0$	3.3 V		0.30		MHz
f <sub>DCO(4,3)</sub>	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$ , $MODx = 0$	3.3 V		0.41		MHz
f <sub>DCO(5,3)</sub>	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$ , $MODx = 0$	3.3 V		0.58		MHz
f <sub>DCO(6,3)</sub>	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$ , $MODx = 0$	3.3 V		0.80		MHz
f <sub>DCO(7,3)</sub>	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$ , $MODx = 0$	3.3 V		1.15		MHz
f <sub>DCO(8,3)</sub>	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$ , $MODx = 0$	3.3 V		1.60		MHz
f <sub>DCO(9,3)</sub>	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$ , $MODx = 0$	3.3 V		2.30		MHz
f <sub>DCO(10,3)</sub>	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$ , $MODx = 0$	3.3 V		3.40		MHz
f <sub>DCO(11,3)</sub>	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3.3 V		4.25		MHz
f <sub>DCO(12,3)</sub>	DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	3.3 V		5.80		M Hz
f <sub>DCO(13,3)</sub>	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3.3 V		7.80		MHz
f <sub>DCO(14,3)</sub>	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3.3 V	8.6	11.25	13.9	MHz
f <sub>DCO(15,3)</sub>	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3.3 V		15.30		MHz
f <sub>DCO(15,7)</sub>	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3.3 V		21.00		MHz
S <sub>RSEL</sub>	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3.3 V		1.35		ratio
S <sub>DCO</sub>	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3.3 V		1.08		ratio
	Duty cycle	Measured at SMCLK output	3.3 V		50		%



# Calibrated DCO Frequencies – Tolerance

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
8-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3.3V	0°C to 85°C	3.3 V	7.76	8	8.24	MHz
8-MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3.3V	30°C	2.7 V to 3.6 V	7.76	8	8.24	MHz
8-MHz tolerance overall	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3.3V	-40°C to 85°C	2.7 V to 3.6 V	7.52	8	8.48	MHz
12-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3.3V	0°C to 85°C	3.3 V	11.64	12	12.36	MHz
12-MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3.3V	30°C	3.3 V to 3.6 V	11.64	12	12.36	MHz
12-MHz tolerance overall	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3.3V	-40°C to 85°C	3.3 V to 3.6 V	11.28	12	12.72	MHz

<sup>(1)</sup> This is the frequency change from the measured frequency at 30°C over temperature.

# Wake-Up From Lower-Power Modes (LPM3/4)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
t <sub>DCO,LPM3/4</sub>	DCO clock wake-up time from LPM3/4 <sup>(1)</sup>	f <sub>DCO</sub> = DCO default frequency (approximately 1 MHz)	3 V		1.5		μs
t <sub>CPU,LPM3/4</sub>	CPU wake-up time from LPM3/4 <sup>(2)</sup>				/ f <sub>MCLK</sub> +		μs

<sup>(1)</sup> The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

# Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 14. Clock Wake-Up Time From LPM3 vs DCO Frequency

<sup>(2)</sup> Parameter applicable only if DCOCLK is used for MCLK.



# Internal Very-Low-Power Low-Frequency Oscillator (VLO)

	PARAMETER	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$f_{VLO}$	VLO frequency	-40°C to 85°C	3 V	4	12	22	kHz
df <sub>VLO</sub> /dT	VLO frequency temperature drift <sup>(1)</sup>	-40°C to 85°C	3 V		0.5		%/°C
$\rm df_{VLO}/\rm dV_{CC}$	VLO frequency supply voltage drift <sup>(2)</sup>	25°C	1.8 V to 3.6 V		4		%/V

- (1) Calculated using the box method: [MAX(-40...85°C) MIN(-40...85°C)]/MIN(-40...85°C)/[85°C (-40°C)]
- (2) Calculated using the box method: [MAX(1.8...3.6 V) MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6 V 1.8 V)


# Crystal Oscillator (XT2)(1)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>XT2,HF0</sub>	XT2 oscillator crystal frequency, HF mode 0	XT2OFF = 0, XT2Sx = 0	1.8 V to 3.6 V	0.4		1	MHz
f <sub>XT2,HF1</sub>	XT2 oscillator crystal frequency, HF mode 1	XT2OFF = 0, XT2Sx = 1	1.8 V to 3.6 V	1		4	MHz
			1.8 V to 2.2 V	2		10	
$f_{XT2,HF2}$	XT2 oscillator crystal frequency, HF mode 2	XT2OFF = 0, $XT2Sx = 2$	2.2 V to 3.0 V	2		12	MHz
	THE MIGGE E		3.0 V to 3.6 V	2		16	
	XT2 oscillator logic-level		1.8 V to 2.2 V	0.4		10	
f <sub>XT2,HF,logic</sub>	square-wave input frequency,	XT2OFF = 0, $XT2Sx = 3$	2.2 V to 3.0 V	0.4		12	MHz
	HF mode		3.0 V to 3.6 V	0.4		16	
		$ \begin{aligned} &XT2OFF = 0, XT2Sx = 0 \\ &f_{XT2,HF} = 1MHz, \\ &C_{L,eff} = 15pF \end{aligned} $			2700		
$OA_{HF}$	Oscillation allowance for HF crystals (see Figure 15 and Figure 16)	$\begin{split} &XT2OFF=0,XT2Sx=1\\ &f_{XT2,HF}=4MHz,\\ &C_{L,eff}=15pF \end{split}$			800		Ω
		$\begin{split} &\text{XT2OFF} = 0,  \text{XT2Sx} = 2 \\ &\text{f}_{\text{XT2,HF}} = 16  \text{MHz}, \\ &\text{C}_{\text{L,eff}} = 15  \text{pF} \end{split}$			300		
$C_{L,eff}$	Integrated effective load capacitance, HF mode (2)	$XT2OFF = 0^{(3)}$			1		pF
	Duty cycle	XT2OFF = 0, Measured at P1.0/SVSIN/TACLK/SMCLK/TA2, f <sub>XT2,HF</sub> = 10 MHz	3 V	40	50	60	%
	Daty Cycle	XT2OFF = 0, Measured at P1.0/SVSIN/TACLK/SMCLK/TA2, f <sub>XT2,HF</sub> = 16 MHz	3 v	40	50	60	/0
f <sub>Fault,HF</sub>	Oscillator fault frequency (4)	XT2OFF = 0, XT2Sx = 3 <sup>(5)</sup>	3 V	30		300	kHz

- (1) To improve EMI on the XT2 oscillator the following guidelines should be observed:
  - (a) Keep the trace between the device and the crystal as short as possible.
  - (b) Design a good ground plane around the oscillator pins.
  - (c) Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
  - (d) Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
  - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
  - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- 3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- (5) Measured with logic-level input frequency, but also applies to operation with crystals.



# Typical Characteristics - XT2 Oscillator






Figure 15. Oscillation Allowance vs Crystal Frequency,  $C_{L, eff}$  = 15 pF,  $T_A$  = 25°C

Figure 16. XT2 Oscillator Supply Current vs Crystal Frequency,  $C_{L,eff}$  = 15 pF,  $T_A$  = 25°C

# SD24\_A, Power Supply and Recommended Operating Conditions

	PARAMETER	TEST CONDITIO	NS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
AV <sub>CC</sub>	Analog supply voltage	$AV_{CC} = DV_{CC}$ $AV_{SS} = DV_{SS} = 0 V$			2.5		3.6	٧
			GAIN: 1, 2			800	1100	
	Analog supply current: 1 active	SD24LP = 0, f <sub>SD24</sub> = 1 MHz, SD24OSR = 256	GAIN: 4, 8, 16			900		
I <sub>SD24</sub>	SD24_A channel including	SB2406IX = 200	GAIN: 32	3 V		1200		μA
	internal reference	SD24LP = 1, f <sub>SD24</sub> = 0.5 MHz,	GAIN: 1			800		
		SD24OSR = 256	GAIN: 32			900		
	Analog front-end input clock	SD24LP = 0 (low-power mode dis	sabled)	2.1/	0.03	1	1.1	NAL I—
t <sub>SD24</sub>	frequency	SD24LP = 1 (low-power mode er	abled)	3 V	0.03	0.5		MHz



# SD24\_A, Input Range<sup>(1)</sup>

	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V	Differential full scale input	Bipolar mode, SD24	UNI = 0		-V <sub>REF</sub> / 2GAIN		+V <sub>REF</sub> / 2GAIN	mV
$V_{ID,FSR}$	voltage range	Unipolar mode, SD2	24UNI = 1		0		+V <sub>REF</sub> / 2GAIN	IIIV
			SD24GAINx = 1			±500		
			SD24GAINx = 2			±250		•
	Differential input voltage	CD04DEFON 4	SD24GAINx = 4			±125		\/
V <sub>ID</sub>	range for specified performance (2)	SD24REFON = 1	SD24GAINx = 8			±62		mV
	·		SD24GAINx = 16			±31		•
			SD24GAINx = 32			±15		•
7	Input impedance (one input	4 4 1 1 1 -	SD24GAINx = 1	2.1/		200		1.0
Z <sub>I</sub>	pin to AVSS)	$f_{SD24} = 1 \text{ MHz}$	SD24GAINx = 32	3 V		75		kΩ
7	Differential input impedance	4 4 1 1 1 -	SD24GAINx = 1	2.1/	300	400		1.0
Z <sub>ID</sub>	(IN+ to IN-)	$f_{SD24} = 1 \text{ MHz}$	SD24GAINx = 32	3 V	100	150		kΩ
VI	Absolute input voltage range				AVSS - 1		AVCC	V
V <sub>IC</sub>	Common-mode input voltage range				AVSS - 1		AVCC	V

# $SD24\_A$ , Performance ( $f_{SD24} = 1$ MHz, SD24OSRx = 256, SD24REFON = 1)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP	MAX	UNIT
		SD24GAINx = 1		1		
		SD24GAINx = 2		1.96	±0.2 ±1.5 ±20 ±100	
0	Naminal gain	SD24GAINx = 4	3 V	3.86		
G	Nominal gain	SD24GAINx = 8	3 V	7.62		
		SD24GAINx = 16		15.04		
		SD24GAINx = 32		28.35		
_	Offset error	SD24GAINx = 1	3 V		±0.2	%FSR
E <sub>OS</sub>	Oliset error	SD24GAINx = 32	3 V		±1.5	%FSR
ΔΕΟS/ΔΤ	Offset error temperature	SD24GAINx = 1	3 V	±4	±20	ppm
ΔΕΟδ/Δ1	coefficient	SD24GAINx = 32	3 V	±20	±1.5 ±20	FSR/°C
CMDD	Common-mode rejection	SD24GAINx = 1, Common-mode input signal: V <sub>ID</sub> = 500 mV, f <sub>IN</sub> = 50 Hz, 100 Hz	2.1/	>90		dB
CMRR	ratio	SD24GAINx = 32, Common-mode input signal: $V_{ID}$ = 16 mV, $f_{IN}$ = 50 Hz, 100 Hz	3 V	>75		uБ
AC PSRR	AC power supply rejection ratio	SD24GAINx = 1, $V_{CC}$ = 3 V ± 100 mV, $f_{VCC}$ = 50 Hz	3 V	>80		dB
XT	Crosstalk	SD24GAINx = 1, V <sub>ID</sub> = 500 mV, f <sub>IN</sub> = 50 Hz, 100 Hz	3 V	<-100		dB

 <sup>(1)</sup> All parameters pertain to each SD24\_A channel.
 (2) The full-scale range is defined by V<sub>FSR+</sub> = +(V<sub>REF</sub>/2)/GAIN and V<sub>FSR-</sub> = -(V<sub>REF</sub>/2)/GAIN. If VREF is sourced externally, the analog input range should not exceed 80% of V<sub>FSR+</sub> or V<sub>FSR+</sub>; that is, V<sub>ID</sub> = 0.8 V<sub>FSR-</sub> to 0.8 V<sub>FSR+</sub>. If VREF is sourced internally, the given V<sub>ID</sub> ranges



# SD24\_A, Temperature Sensor and Built-In V<sub>CC</sub> Sense

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
TC <sub>Sensor</sub>	Sensor temperature coefficient			1.18	1.32	1.46	mV/°C
V <sub>Offset,sensor</sub>	Sensor offset voltage			-100		100	mV
W	Sensor output voltage (1)(2)	Temperature sensor voltage at T <sub>A</sub> = 85°C	2.1/	420	475	515	m\/
V <sub>Sensor</sub>	Sensor output voltage	Temperature sensor voltage at T <sub>A</sub> = 30°C	3 V	350	402	442	mV
V <sub>CC,Sense</sub>	V <sub>CC</sub> divider at input 5	f <sub>SD24</sub> = 1 MHz, SD24OSRx = 256, SD24REFON = 1			V <sub>CC</sub> /1 1		V
R <sub>Source,VCC</sub>	Source resistance of V <sub>CC</sub> divider at input 5				20		kΩ

(1) The following formula can be used to calculate the temperature sensor output voltage:

V<sub>Sensor,typ</sub> = TC<sub>Sensor</sub> (273 + T [°C]) + V<sub>Offset,sensor</sub> [mV]
(2) Results based on characterization and/or production test, not TC<sub>Sensor</sub> or V<sub>Offset,sensor</sub>. Measured with f<sub>SD24</sub> = 1 MHz, SD24OSRx = 256, SD24REFON = 1.

# SD24\_A, Built-In Voltage Reference

	PARAMETER	RAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
$V_{REF}$	Internal reference voltage	SD24REFON = 1, SD24VMIDON = 0	3 V	1.14	1.2	1.26	V		
I <sub>REF</sub>	Reference supply current	SD24REFON = 1, SD24VMIDON = 0	3 V		200	320	μΑ		
TC	Temperature coefficient	SD24REFON = 1, SD24VMIDON = 0 <sup>(1)</sup>	3 V		18	50	ppm/°C		
C <sub>REF</sub>	V <sub>REF</sub> load capacitance	SD24REFON = 1, $SD24VMIDON = 0$ <sup>(2)</sup>			100		nF		
I <sub>LOAD</sub>	V <sub>REF(I)</sub> maximum load current	SD24REFON = 1, SD24VMIDON = 0	3 V			±200	nA		
t <sub>ON</sub>	Turn-on time	SD24REFON = $0\rightarrow1$ , SD24VMIDON = $0$ , $C_{REF} = 100nF$	3 V		5		ms		
DC PSR	DC power supply rejection ΔV <sub>REF</sub> /ΔV <sub>CC</sub>	SD24REFON = 1, SD24VMIDON = 0, V <sub>CC</sub> = 2.5 V to 3.6 V			100		μV/V		

(1) Calculated using the box method: (MAX(-40...85°C) - MIN(-40...85°C)) / MIN(-40...85°C) / (85°C - (-40°C))

(2) There is no capacitance required on V<sub>REF</sub>. However, a capacitance of at least 100 nF is recommended to reduce any reference voltage noise.

# SD24\_A, Reference Output Buffer

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>REF,BUF</sub>	Reference buffer output voltage	SD24REFON = 1, SD24VMIDON = 1	3 V		1.2		V
I <sub>REF,BUF</sub>	Reference supply + reference output buffer quiescent current	SD24REFON = 1, SD24VMIDON = 1	3 V		430	650	μΑ
C <sub>REF(O)</sub>	Required load capacitance on VREF	SD24REFON = 1, SD24VMIDON = 1		470			nF
I <sub>LOAD,Max</sub>	Maximum load current on VREF	SD24REFON = 1, SD24VMIDON = 1	3 V			±1	mA
	Maximum voltage variation vs load current	I <sub>LOAD</sub>   = 0 to 1 mA	3 V	-15		+15	mV
t <sub>ON</sub>	Turn-on time	SD24REFON = $0\rightarrow1$ , SD24VMIDON = $0\rightarrow1$ , $C_{REF}$ = 470 nF	3 V		100		μs



# SD24\_A, External Reference Input

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$V_{REF(I)}$	Input voltage range	SD24REFON = 0	3 V	1.0	1.25	1.5	V
I <sub>REF(I)</sub>	Input current	SD24REFON = 0	3 V			50	nA

### **USARTO**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>USART</sub>	USART clock frequency				8	MHz
t <sub>(T)</sub>	USART0: deglitch time <sup>(1)</sup>	V <sub>CC</sub> = 3 V, SYNC = 0, UART mode	150	280	500	ns

<sup>(1)</sup> The signal applied to the USART0 receive signal/terminal (URXD0) should meet the timing requirements of  $t_{(\tau)}$  to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of  $t_{(\tau)}$ . The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0 line.

### Timer\_A3

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP N	IAX	UNIT
f <sub>TA</sub> Timer_A3 clock frequency		SMCLK, Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>		MHz
$t_{TA}$	,cap Timer_A3, capture timing	TA0, TA1	3 V	20			ns

# Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage			2.2		3.6	V
f <sub>FTG</sub>	Flash timing generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from V <sub>CC</sub> during program		2.2 V/3.6 V		1	5	mA
I <sub>ERASE</sub>	Supply current from V <sub>CC</sub> during erase		2.2 V/3.6 V		1	7	mA
t <sub>CPT</sub>	Cumulative program time <sup>(1)</sup>		2.2 V/3.6 V			10	ms
t <sub>CMErase</sub>	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		100			years
t <sub>Word</sub>	Word or byte program time	(2)			30		t <sub>FTG</sub>
t <sub>Block, 0</sub>	Block program time for first byte or word	(2)			25		t <sub>FTG</sub>
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	(2)			18		t <sub>FTG</sub>
t <sub>Block, End</sub>	Block program end-sequence wait time	(2)			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time	(2)			10593		t <sub>FTG</sub>
t <sub>Seg Erase</sub>	Segment erase time	(2)			4819		t <sub>FTG</sub>

<sup>(1)</sup> The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

<sup>(2)</sup> These values are hardwired into the flash controller's state machine (t<sub>FTG</sub> = 1 / f<sub>FTG</sub>).



#### RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage (1)	CPU halted	1.6	V

<sup>(1)</sup> This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

# JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency		3 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse length		3 V	0.025		15	μs
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge (1))		3 V			1	μs
t <sub>SBW,Ret</sub>	Spy-Bi-Wire return to normal operation time		3 V	15		100	μs
f <sub>TCK</sub>	TCK input frequency (2)		3 V	0		10	MHz
R <sub>Internal</sub>	Internal pulldown resistance on TEST		3 V	25	60	90	kΩ

<sup>(1)</sup> Tools accessing the Spy-Bi-Wire interface must wait for the maximum t<sub>SBW,En</sub> time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

# JTAG Fuse<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C	2.5		V
$V_{FB}$	Voltage level on TEST for fuse blow		6	7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow			100	mA
t <sub>FB</sub>	Time to blow fuse			1	ms

<sup>(1)</sup> Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, or emulation feature is possible, and JTAG is switched to bypass mode.

<sup>(2)</sup> f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.



### **APPLICATION INFORMATION**

# Port P1 Pin Schematic: P1.0 Input/Output With Schmitt Trigger




Table 17. Port P1 (P1.0) Pin Functions

DIN NAME (D4 v)	v	FUNCTION		TROL BITS / SIGNALS <sup>(1)</sup>			
PIN NAME (P1.x)	Х	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x		
		P1.0 (I/O)	I: 0, O: 1	0	X		
		SVSIN (VLD = 15)	X	X	X		
P1.0/SVSIN/TACLK/SMCLK/TA2	0	Timer_A3.TACLK	0	1	0		
		SMCLK	1	1	1		
		Timer_A3.TA2	1	1	0		



# Port P1 Pin Schematic: P1.1 and P1.2 Input/Output With Schmitt Trigger




Table 18. Port P1 (P1.1 and P1.2) Pin Functions

DINI NIAME (D4)		FUNCTION	CONTR	ROL BITS / SIGN	AL <sup>(1)</sup>
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x
		P1.1 (I/O)	I: 0, O: 1	0	Х
P1.1/TA1/SDCLK	1	Timer_A3.CCI1A and CCI1B	0	1	0
	ļ	Timer_A3.TA1	1	1	0
		SDCLK	1	1	1
		P1.2 (I/O)	I: 0, O: 1	0	Х
P1.2/TA0/SD0DO	2	Timer_A3.CCI0A and CCI0B	0	1	0
	2	Timer_A3.TA0	1	1	0
		SD0DO	1	1	1



# Port P1 Pin Schematic: P1.3 Input/Output With Schmitt Trigger




Table 19. Port P1 (P1.3) Pin Functions

DIN NAME (D1 v)	х		CONTROL BITS / SIGNALS <sup>(1)</sup>				
PIN NAME (P1.x)			P1DIR.x	P1SEL.x	P1SEL2.x		
	3	P1.3 (I/O)	I: 0, O: 1	0	Х		
P1.3/UTXD0/SD1DO		UTXD0	Х	1	0		
		SD1DO	1	1	1		



# Port P1 Pin Schematic: P1.4 Input/Output With Schmitt Trigger




Table 20. Port P1 (P1.4) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>		
			P1DIR.x	P1SEL.x	P1SEL2.x
P1.4/URXD0/SD2DO	4	P1.4 (I/O)	I: 0, O: 1	0	Х
		URXD0	X	1	0
		SD2DO	1	1	1



## Port P1 Pin Schematic: P1.5 to P1.7 Input/Output With Schmitt Trigger




Table 21. Port P1 (P1.5 to P1.7) Pin Functions

			(	CONTROL BITS	/ SIGNALS <sup>(1)</sup>		
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	JTAG Mode <sup>(2)</sup>	
	5	P1.5 (I/O)	I: 0; O: 1	0	X	0	
D4 F/CINACO/CV/COLIT/TNAC		SIMO0	Х	1	0	0	
P1.5/SIMO0/SVSOUT/TMS		SVSOUT	1	1	1	0	
		TMS	Х	Х	Х	1	
	6	P1.6 (I/O)	I: 0; O: 1	0	X	0	
D4 C/COMIO/TAO/TOK		SOMI0	X	1	0	0	
P1.6/SOMI0/TA2/TCK		Timer_A3.TA2	1	1	1	0	
		TCK	Х	Х	Х	1	
	7	P1.7 (I/O)	I: 0; O: 1	0	Х	0	
P1.7/UCLK0/TA1/TDO/TDI		UCLK0	Х	1	0	0	
		Timer_A3.TA1	1	1	1	0	
		TDO/TDI	Х	Х	Х	1	

<sup>(1)</sup> X = don't care

<sup>(2)</sup> JTAG Mode is not a register bit but signal generated internally when 4-wire JTAG option is selected in IDE



## Port P2 Pin Schematic: P2.0 Input/Output With Schmitt Trigger




Table 22. Port P2 (P2.0) Pin Functions

			CONTROL BITS / SIGNALS <sup>(1)</sup>						
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x	JTAG Mode <sup>(2)</sup>			
	0	P2.0 (I/O)	I: 0; O: 1	0	X	0			
DO O/CTEO/TAO/TDI/TOLI/		STE0	Х	1	0	0			
P2.0/STE0/TA0/TDI/TCLK		Timer_A3.TA0	1	1	1	0			
		TDI/TCLK	Х	Х	Х	1			

<sup>(1)</sup> X = don't care

<sup>(2)</sup> JTAG Mode is not a register bit but signal generated internally when 4-wire JTAG option is selected in IDE



# Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 23. Port P2 (P2.6) Pin Functions

Pin Name (P2.x)		FUNCTION	CONTROL BITS / SIGNALS				
	Х	FUNCTION	P2DIR.6	P2SEL.6			
P2.6/XT2IN		P2.6 (I/O)	I: 0; O: 1	0			
	О	XT2IN (default)	0	1			



## Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 24. Port P2 (P2.7) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTROL BITS / SIGNALS				
PIN NAME (P2.x)	Х	FUNCTION	P2DIR.7	P2SEL.7			
P2.7/XT2OUT	7	P2.7 (I/O)	I: 0, O: 1	0			
	/	XT2OUT (default)	0	1			



#### **JTAG Fuse Check Mode**

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current,  $I_{TF}$ , of 1 mA at 3 V or 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR, the fuse check mode has the potential to be activated.

The fuse check current flow only when the fuse check mode is active and the TMS pin is in a low state (see Figure 17). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 17. Fuse Check Mode Current

#### NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown.



## **REVISION HISTORY**

	REVISION	COMMENTS
	SLAS701	Product Preview release
Ī	SLAS701A	Production Data release





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP4301103IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE253	Samples
MSP430AFE221IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE221	Samples
MSP430AFE221IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE221	Samples
MSP430AFE222IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE222	Samples
MSP430AFE222IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE222	Samples
MSP430AFE223IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE223	Samples
MSP430AFE223IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE223	Samples
MSP430AFE231IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE231	Samples
MSP430AFE231IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE231	Samples
MSP430AFE232IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE232	Samples
MSP430AFE232IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE232	Samples
MSP430AFE233IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE233	Samples
MSP430AFE233IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE233	Samples
MSP430AFE251IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE251	Samples
MSP430AFE251IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE251	Samples
MSP430AFE252IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE252	Samples
MSP430AFE252IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE252	Samples



## PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430AFE253IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE253	Samples
MSP430AFE253IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430AFE253	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





15-Apr-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Feb-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430AFE221IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE222IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE223IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE231IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE232IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE233IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE251IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE252IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
MSP430AFE253IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 7-Feb-2015




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430AFE221IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE222IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE223IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE231IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE232IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE233IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE251IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE252IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0
MSP430AFE253IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0

PW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.